Advanced CMOS transistors in the nanotechnology era for high-performance, low-power logic applications

被引:0
|
作者
Chau, R [1 ]
Doczy, M [1 ]
Doyle, B [1 ]
Datta, S [1 ]
Dewey, G [1 ]
Kavalieros, J [1 ]
Jin, B [1 ]
Metz, M [1 ]
Majumdar, A [1 ]
Radosavljevic, M [1 ]
机构
[1] Intel Corp, Comonents Res, Log Technol Dev, Hillsboro, OR 97124 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Sustaining Moore's Law requires continual transistor miniaturization. Through silicon innovations and breakthroughs, CMOS transistor scaling and Moore's Law will continue at least through early next decade. By combining silicon innovations with other novel nanotechnologies on the same Si platform, it is expected that Moore's Law will extend well into the next decade. This paper describes the most recent advances made in silicon CMOS transistor technology and discusses the challenges and opportunities presented by the recent emerging nanoelectronic devices such as carbon nanotube field-effect transistors (FET), Si-nanowire FETs and III-V FETs for high-performance, low-power logic applications.
引用
收藏
页码:26 / 30
页数:5
相关论文
共 50 条
  • [1] Benchmarking nanotechnology for high-performance and low-power logic transistor applications
    Chau, R
    Datta, S
    Doczy, M
    Doyle, B
    Jin, J
    Kavalieros, J
    Majumdar, A
    Metz, M
    Radosavljevic, M
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2005, 4 (02) : 153 - 158
  • [2] Benchmarking nanotechnology for high-performance and low-power logic transistor applications
    Chau, R
    2004 4TH IEEE CONFERENCE ON NANOTECHNOLOGY, 2004, : 3 - 6
  • [3] Low-Power High-Performance Logic Style for Low-Voltage CMOS Technologies
    Bozorgzadeh, Bardia
    Zhian-Tabasy, Ehsan
    Afzali-Kusha, Ali
    2008 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2008, : 280 - 283
  • [4] Strained SOI technology for high-performance, low-power CMOS applications
    Takagi, S
    Mizuno, T
    Tezuka, T
    Sugiyama, N
    Numata, T
    Usuda, K
    Moriyama, Y
    Nakaharai, S
    Koga, J
    Tanabe, A
    Maeda, T
    2003 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE: DIGEST OF TECHNICAL PAPERS, 2003, 46 : 376 - +
  • [5] Low-power high-performance CMOS 5-2 compressor with 58 transistors
    Balobas, D.
    Konofaos, N.
    ELECTRONICS LETTERS, 2018, 54 (05) : 278 - 280
  • [6] Stacked strained silicon transistors for low-power high-performance circuit applications
    Ramakrishnan, H.
    Shedabale, S.
    Russell, G.
    Yakovlev, A.
    58TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, PROCEEDINGS, 2008, : 1793 - 1798
  • [7] A HIGH-PERFORMANCE LOW-POWER CMOS CHANNEL FILTER
    BLACK, WC
    ALLSTOT, DJ
    REED, RA
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1980, 15 (06) : 929 - 938
  • [8] 0.18 mu m CMOS technology for high-performance, low-power, and RF applications
    Holloway, TC
    Dixit, GA
    Grider, DT
    Ashburn, SP
    Aggarwal, R
    Shih, A
    Zhang, X
    Misium, G
    Esquivel, AL
    Jain, M
    Madan, S
    Breedijk, T
    Singh, A
    Thakar, G
    Shinn, G
    Riemenschneider, B
    OBrien, S
    Frystak, D
    Kittl, J
    Amerasekera, A
    Aur, S
    Nicollian, P
    Aldrich, D
    Eklund, B
    Appel, A
    Bowles, C
    Parrill, T
    1997 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1997, : 13 - 14
  • [9] High-Performance and Low-Power Transistors Based on Anisotropic Monolayer
    Guo, Shiying
    Qu, Hengze
    Zhou, Wenhan
    Yang, Shengyuan A.
    Ang, Yee Sin
    Lu, Jing
    Zeng, Haibo
    Zhang, Shengli
    PHYSICAL REVIEW APPLIED, 2022, 17 (06)
  • [10] A high-performance low-power CMOS AGC for GPS application
    雷倩倩
    许奇明
    陈治明
    石寅
    林敏
    贾海珑
    半导体学报, 2010, 31 (02) : 49 - 53