Class-D Inverter with MOSFET Nonlinear Parasitic Capacitance

被引:0
|
作者
Yonekura, Koyo [1 ]
Wei, Xiuqin [1 ]
Nagashima, Tomoharu [2 ]
Sekiya, Hiroo [2 ]
Suetsugu, Tadashi [3 ]
机构
[1] Nagasaki Univ, Grad Sch Engn, Nagasaki 8528521, Japan
[2] Chiba Univ, Grad Sch Adv Integrat Sci, Chiba 2638522, Japan
[3] Fukuoka Univ, Dept Elect Engn & Comp Sci, Fukuoka 8140180, Japan
关键词
Class-D inverter; drain and source ports; nonlinear capacitance; design example; Spice simulation;
D O I
暂无
中图分类号
TE [石油、天然气工业]; TK [能源与动力工程];
学科分类号
0807 ; 0820 ;
摘要
In this paper, an approach based on analysis for designing the class-D inverter with the nonlinear parasitic capacitance of MOSFET, is proposed. In addition, a design instance as well as its Spice simulation is also provided. The switch voltages obtained from no matter the analysis or Spice simulation, achieve the ZVS condition. Furthermore, the comparisons made between the analyzed and simulated results show that they have a good consistency and prove the validity of the analytical approach presented in this paper. Therefore, the consideration of the nonlinear parasitic capacitance is very important to achieve the ZVS specially at the high-frequency operations.
引用
收藏
页码:944 / 948
页数:5
相关论文
共 50 条
  • [1] Analytical Model of Maximum Operating Frequency of Class-D ZVS Inverter with Linearized Parasitic Capacitance and any Duty Ratio
    Xiong, Yi
    Thilak, Senanayake
    Yonezawa, Yu
    Imaoka, Jun
    Yamamoto, Masayoshi
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2024, E107A (08) : 1115 - 1126
  • [2] Robust MOSFET driver for RF, class-D inverters
    Theodoridis, Michael P.
    Mollov, Stefan V.
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2008, 55 (02) : 731 - 740
  • [3] Design considerations for the improved Class-D inverter topology
    Lee, BK
    Suh, BS
    Hyun, DS
    PROCEEDINGS OF THE 1996 IEEE IECON - 22ND INTERNATIONAL CONFERENCE ON INDUSTRIAL ELECTRONICS, CONTROL, AND INSTRUMENTATION, VOLS 1-3, 1996, : 1542 - 1547
  • [4] Design consideration for the improved Class-D inverter topology
    Lee, BK
    Suh, BS
    Hyun, DS
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 1998, 45 (02) : 217 - 227
  • [5] MOSFET Parasitic Capacitance Effects to Class-DE Power Amplifier
    Sekiya, Hiroo
    Wei, Xiugin
    Nagashima, Tomoharu
    2013 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2013, : 245 - 248
  • [6] 13.56 MHz/450 W Class DE Inverter - Influence of Nonlinear Mosfet Output Capacitance on AM Modulation
    Kasprzak, Marcin
    PRZEGLAD ELEKTROTECHNICZNY, 2012, 88 (4B): : 122 - 127
  • [7] Load-Indenpendent Class-E Inverter with a Class-D Rectifier
    Aizawa, Soraki
    Yasuda, Tsukasa
    Uchida, Azuma
    Luo, Weisen
    Wei, Xiuqin
    Sekiya, Hiroo
    2023 12TH INTERNATIONAL CONFERENCE ON RENEWABLE ENERGY RESEARCH AND APPLICATIONS, ICRERA, 2023, : 279 - 282
  • [8] Parasitic capacitance of submicrometer MOSFET's
    Suzuki, K
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (09) : 1895 - 1900
  • [9] CLASS-D VOLTAGE-SWITCHING MOSFET POWER-AMPLIFIER
    KAZIMIERCZUK, MK
    IEE PROCEEDINGS-B ELECTRIC POWER APPLICATIONS, 1991, 138 (06): : 285 - 296
  • [10] TO BE CLASS-D OR NOT
    SANDMAN, A
    ELECTRONICS WORLD & WIRELESS WORLD, 1991, 97 (1667): : 735 - 735