A run-time reconfigurable fabric for 3D texture filtering

被引:0
作者
Wang, Wei-Ting [1 ]
Chen, Yi-Chi [1 ]
Chung, Chung-Ping [1 ]
机构
[1] Natl Chiao Tung Univ, Inst Comp Sci & Engn, Hsinchu, Taiwan
来源
2007 IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS | 2007年
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
To reduce area of texture filter for real-time rendering is challenging as user demand for 3-D scene realism increases. This work presents a low-area run-time reconfigurable texture filter design given certain performance requirement A texture filter is a part of a texture unit. The reconfiguration is on a number of bilinear filters as basic function blocks, can be implemented within individual texture unit or across multiple texture units, and is based on hierarchical decomposition of all lands of filtering algorithms. Two reconfiguration designs are proposed and examined The self-content design, in which a texture unit must be equipped with all necessary hardware to deal with all different filtering algorithms; and the sharable design, in which texture units can share their texture filters (and the total amount of useable texture units may thus change). Experimental results show that the sharable design achieves a 12% area reduction, as compared with the self-content design
引用
收藏
页码:180 / 185
页数:6
相关论文
共 11 条
[1]  
*ALTERA INC, 2005, STRAT 2 DEV HDB
[2]  
CHITTAMURU J, 2002, IEEE MID W S CIRC SY
[3]   Implementing an anisotropic texture filter [J].
Ewins, JP ;
Waller, MD ;
White, M ;
Lister, PF .
COMPUTERS & GRAPHICS-UK, 2000, 24 (02) :253-267
[4]  
Foley James D., 1990, COMPUTER GRAPHICS PR
[5]   SURVEY OF TEXTURE MAPPING [J].
HECKBERT, PS .
IEEE COMPUTER GRAPHICS AND APPLICATIONS, 1986, 6 (11) :56-67
[6]  
KATHERINE, 2002, ACM COMPUTING SU JUN
[7]  
*MICR CORP, MICR MICR DIR SOFTW
[8]  
*NVIDIA CORP, 6800 NVIDIA
[9]   Texram: A smart memory for texturing [J].
Schilling, A ;
Knittel, G ;
Strasser, W .
IEEE COMPUTER GRAPHICS AND APPLICATIONS, 1996, 16 (03) :32-41
[10]  
SHIN HC, 2006, IEEE T VLSI SYSTEMS, V14