共 30 条
[1]
[Anonymous], 1996, CSTR19961308 U WISC
[2]
BELTRAME G, 2006, P DATE MAR, P100
[3]
System level power modeling and simulation of high-end industrial network-on-chip
[J].
DESIGNERS' FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION,
2004,
:318-323
[5]
Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI 10.1109/ISCA.2000.854380
[6]
Transaction level modeling: An overview
[J].
CODES(PLUS)ISSS 2003: FIRST IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN & SYSTEM SYNTHESIS,
2003,
:19-24
[7]
Caldari M, 2003, DESIGNERS FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, P26
[8]
CHANG HF, 1995, GEORGETOWN LAW J, V83, P2131
[9]
Chen JW, 2003, INT SYM PERFORM ANAL, P1, DOI 10.1109/ISPASS.2003.1190227
[10]
*COWARE, 2006, PLATF ARCH