Multi-accuracy power and performance transaction-level modeling

被引:19
作者
Beltrame, Giovanni [1 ]
Sciuto, Donatella [2 ]
Silvano, Cristina [2 ]
机构
[1] European Space Agcy, ESTEC, NL-2200 AG Noordwijk, Netherlands
[2] Politecn Milan, Dipartimento Elettron & Informaz, I-20133 Milan, Italy
关键词
embedded systems; modeling; power modelling and estimation; simulation;
D O I
10.1109/TCAD.2007.895790
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper introduces a modeling and simulation technique that extends transaction-level modeling (TLM) to support multi-accuracy models and power estimation. This approach provides different combinations of power and performance models, and the switching of model accuracy during simulation, allowing the designer to trade off between simulation accuracy and speed at runtime. This is particularly useful during the exploration phase of a design, when the designer changes the features or the parameters of the design, trying to satisfy its constraints. Usually, only limited portions of a system are affected by a single parameter change, and therefore, it is possible to fast-simulate uninteresting sections of the application. In particular, we show how to extend the TLM and modify the SystemC kernel to support multi-accuracy features. The proposed methodology has been tested on several benchmarks, among which is an MPEG4 encoder, showing that simulation speed can be increased of one order of magnitude. On the same benchmarks, we also show how it is possible to choose the optimal performance simulation accuracy for a given power model, maximizing simulation speed for the desired accuracy.
引用
收藏
页码:1830 / 1842
页数:13
相关论文
共 30 条
[1]  
[Anonymous], 1996, CSTR19961308 U WISC
[2]  
BELTRAME G, 2006, P DATE MAR, P100
[3]   System level power modeling and simulation of high-end industrial network-on-chip [J].
Bona, A ;
Zaccaria, V ;
Zafalon, R .
DESIGNERS' FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2004, :318-323
[4]   Static power modeling of 32-bit microprocessors [J].
Brandolese, C ;
Salice, F ;
Fornaciari, W ;
Sciuto, D .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (11) :1306-1316
[5]  
Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI 10.1109/ISCA.2000.854380
[6]   Transaction level modeling: An overview [J].
Cai, LK ;
Gajski, D .
CODES(PLUS)ISSS 2003: FIRST IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN & SYSTEM SYNTHESIS, 2003, :19-24
[7]  
Caldari M, 2003, DESIGNERS FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, P26
[8]  
CHANG HF, 1995, GEORGETOWN LAW J, V83, P2131
[9]  
Chen JW, 2003, INT SYM PERFORM ANAL, P1, DOI 10.1109/ISPASS.2003.1190227
[10]  
*COWARE, 2006, PLATF ARCH