Nonvolatile Memory by All-Around-Gate Junctionless Transistor Composed of Silicon Nanowire on Bulk Substrate

被引：53

作者：

Choi, Sung-Jin ^{[1
]}

Moon, Dong-Il ^{[1
]}

Kim, Sungho ^{[1
]}

Ahn, Jae-Hyuk ^{[1
]}

Lee, Jin-Seong ^{[1
]}

Kim, Jee-Yeon ^{[1
]}

Choi, Yang-Kyu ^{[1
]}

机构：

[1] Korea Adv Inst Sci & Technol, Dept Elect Engn, Taejon 305701, South Korea

来源：

IEEE ELECTRON DEVICE LETTERS | 2011年 / 32卷 / 05期

关键词：

All-around gate (AAG); Bosch process; bulk substrate; Flash memory; junctionless; junctionless field-effect transistor (FET); junctionless transistor; nanowire; silicon nanowire (SiNW); SONOS; ULTRA-HIGH DENSITY;

D O I：

10.1109/LED.2011.2118734

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A junctionless transistor with a width of 10 nm and a length of 50 nm is demonstrated for the first time. A silicon nanowire (SiNW) channel is completely surrounded by a gate, and the SiNW is built onto the bulk substrate. The proposed junctionless transistor is applied to a Flash memory device composed of oxide/nitride/oxide gate dielectrics. Acceptable memory characteristics are achieved regarding the endurance, data retention, and dc performance of the device. It can be expected that the inherent advantages of the junctionless transistor can overcome the scaling limitations in Flash memory. Hence, the junctionless transistor is a strong candidate for the further scaling of NAND Flash memory below the 20-nm node.

引用

页码：602 / 604

页数：3

共 15 条

[1] Colinge JP, 2010, NAT NANOTECHNOL, V5, P225, DOI [10.1038/nnano.2010.15, 10.1038/NNANO.2010.15]
[2] Reduced electric field in junctionless transistors
Colinge, Jean-Pierre
Lee, Chi-Woo
Ferain, Isabelle
Akhavan, Nima Dehdashti
Yan, Ran
Razavi, Pedram
Yu, Ran
Nazarov, Alexei N.
Doriac, Rodrigo T.
[J]. APPLIED PHYSICS LETTERS, 2010, 96 (07)
[3] Optimal integration and characteristics of vertical array devices for ultra-high density, Bit-Cost Scalable flash memory
Fukuzumi, Yoshiaki
Katsumata, Ryota
Kito, Masaru
Kido, Masaru
Sato, Mitsuru
Tanaka, Hiroyasu
Nagata, Yuzo
Matsuoka, Yasuyuki
Iwata, Yoshihisa
Aochi, Hideaki
Nitayama, Akihiro
[J]. 2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 449 - +
[4] Hubert A., 2009, Tech. Dig. - Int. Electron Devices Meet. IEDM, P637
[5] Jang J, 2009, 2009 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P192
[6] Kim J, 2009, 2009 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P186
[7] Kim K, 2005, 2005 IEEE Intelligent Transportation Systems Conference (ITSC), P332
[8] Kim W, 2009, 2009 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P188
[9] Komori Y, 2008, INT EL DEVICES MEET, P851
[10] Junctionless multigate field-effect transistor
Lee, Chi-Woo
Afzalian, Aryan
Akhavan, Nima Dehdashti
Yan, Ran
Ferain, Isabelle
Colinge, Jean-Pierre
[J]. APPLIED PHYSICS LETTERS, 2009, 94 (05)

← 1 2 →