共 26 条
- [1] Agarwal K., 2010, P DES AUT C AN CAL
- [2] DOUBLE-PATTERNING LITHOGRAPHY [J]. JOURNAL OF MICRO-NANOLITHOGRAPHY MEMS AND MOEMS, 2009, 8 (01):
- [3] Combinatorial overlay control for double patterning [J]. JOURNAL OF MICRO-NANOLITHOGRAPHY MEMS AND MOEMS, 2009, 8 (01):
- [4] Double pattern EDA solutions for 32nm HP and beyond [J]. DESIGN FOR MANUFACTURABILITY THROUGH DESIGN-PROCESS INTEGRATION, 2007, 6521
- [5] Ban Y., 2011, P DES AUT C SAN DIEG
- [6] Layout Decomposition of Self-Aligned Double Patterning for 2D Random Logic Patterning [J]. DESIGN FOR MANUFACTURABILITY THROUGH DESIGN-PROCESS INTEGRATION V, 2011, 7974
- [7] Electrical impact of line-edge roughness on sub-45-nm node standard cells [J]. JOURNAL OF MICRO-NANOLITHOGRAPHY MEMS AND MOEMS, 2010, 9 (04):
- [8] Modeling and characterization of contact-edge roughness for minimizing design and manufacturing variations [J]. JOURNAL OF MICRO-NANOLITHOGRAPHY MEMS AND MOEMS, 2010, 9 (04):
- [9] Advanced metrology for the 14 nm node double patterning lithography [J]. OPTICAL MICRO- AND NANOMETROLOGY V, 2014, 9132
- [10] Full Area Pattern Decomposition of Self-Aligned Double Patterning for 30nm Node NAND FLASH Process [J]. ALTERNATIVE LITHOGRAPHIC TECHNOLOGIES II, 2010, 7637