Self-aligned double-patterning layout decomposition for two-dimensional random metals for sub-10-nm node design

被引:5
作者
Ban, Yongchan [1 ]
Pan, David Z. [2 ]
机构
[1] LG Elect, Syst IC R&D Lab, Seoul 137893, South Korea
[2] Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA
来源
JOURNAL OF MICRO-NANOLITHOGRAPHY MEMS AND MOEMS | 2015年 / 14卷 / 01期
基金
美国国家科学基金会;
关键词
self-aligned double patterning; decomposition; lithography; two-dimensional random metals; 10-nm node; layout design;
D O I
10.1117/1.JMM.14.1.011004
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Self-aligned double patterning (SADP) is popularly in production use for one-dimensional-type dense patterns with good pitch control in NAND Flash memory applications and the fin layer patterning of FinFET devices, but it is still challenging to apply SADP to two-dimensional (2-D) random metal patterns. We describe the SADP layout decomposition methods for complex 2-D layouts. The SADP for complex logic metals consists of a two mask approach using a core (mandrel) mask and a trim mask. This paper describes methods for automatically choosing and optimizing the manufacturability of base core mask patterns, generating assist core patterns, and optimizing trim mask patterns to accomplish high quality layout decomposition in the SADP process. Our technique is validated with 22-nm node industrial standard cells and logic designs, which can be applicable to sub-10-nm node design. Experimental results show that our proposed layout decomposition for SADP effectively decomposes many challenging 2-D layouts. (C) 2015 Society of Photo-Optical Instrumentation Engineers (SPIE)
引用
收藏
页数:15
相关论文
共 26 条
  • [1] Agarwal K., 2010, P DES AUT C AN CAL
  • [2] DOUBLE-PATTERNING LITHOGRAPHY
    Arnold, William H.
    [J]. JOURNAL OF MICRO-NANOLITHOGRAPHY MEMS AND MOEMS, 2009, 8 (01):
  • [3] Combinatorial overlay control for double patterning
    Ausschnitt, Christopher P.
    Halle, Scott D.
    [J]. JOURNAL OF MICRO-NANOLITHOGRAPHY MEMS AND MOEMS, 2009, 8 (01):
  • [4] Double pattern EDA solutions for 32nm HP and beyond
    Bailey, George E.
    Tritchkov, Alexander
    Park, Jea-Woo
    Hong, Le
    Wiaux, Vincent
    Hendrickx, Erie
    Verhaegen, Staf
    Xie, Peng
    Versluijs, Janko
    [J]. DESIGN FOR MANUFACTURABILITY THROUGH DESIGN-PROCESS INTEGRATION, 2007, 6521
  • [5] Ban Y., 2011, P DES AUT C SAN DIEG
  • [6] Layout Decomposition of Self-Aligned Double Patterning for 2D Random Logic Patterning
    Ban, Yongchan
    Miloslavsky, Alex
    Lucas, Kevin
    Choi, Soo-Han
    Park, Chul-Hong
    Pan, David Z.
    [J]. DESIGN FOR MANUFACTURABILITY THROUGH DESIGN-PROCESS INTEGRATION V, 2011, 7974
  • [7] Electrical impact of line-edge roughness on sub-45-nm node standard cells
    Ban, Yongchan
    Sundareswaran, Savithri
    Pan, David Z.
    [J]. JOURNAL OF MICRO-NANOLITHOGRAPHY MEMS AND MOEMS, 2010, 9 (04):
  • [8] Modeling and characterization of contact-edge roughness for minimizing design and manufacturing variations
    Ban, Yongchan
    Ma, Yuansheng
    Levinson, Harry J.
    Pan, David Z.
    [J]. JOURNAL OF MICRO-NANOLITHOGRAPHY MEMS AND MOEMS, 2010, 9 (04):
  • [9] Advanced metrology for the 14 nm node double patterning lithography
    Carau, D.
    Bouyssou, R.
    Dezauzier, C.
    Besacier, M.
    Gourgon, C.
    [J]. OPTICAL MICRO- AND NANOMETROLOGY V, 2014, 9132
  • [10] Full Area Pattern Decomposition of Self-Aligned Double Patterning for 30nm Node NAND FLASH Process
    Chang, Yi-Shiang
    Sweis, Jason
    Lai, Jun-Cheng
    Lin, Chia-Chi
    Yu, Jonathan
    [J]. ALTERNATIVE LITHOGRAPHIC TECHNOLOGIES II, 2010, 7637