Modeling of Reference Injection based Low-Power All-Digital Phase-Locked Loop for Bluetooth Low-Energy Applications in LabVIEW

被引:0
作者
Rehman, Muhammad Riaz Ur [1 ]
Ahmad, Nabeel [1 ]
Ali, Hnran [1 ]
Oh, Seong-Jin [1 ]
Hejaz, Arash [1 ]
Lee, Kang-Yoon [1 ]
机构
[1] Sungkyunkwan Univ, Coll Informat & Commun Engn, Suwon, South Korea
来源
15TH INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD 2018) | 2018年
基金
新加坡国家研究基金会;
关键词
ADPLL; LabVIEW; Reference Injection; Modeling; PLL; CALIBRATION; TDC;
D O I
暂无
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
This paper presents a modeling of All Digital Phased-Lock Loop (ADPLL) based on reference injection (RI) technique in LabVIEW. ADPLL is one of the attractive solutions due to its low design complexity and low power consumption which makes it suitable candidate for low power IoT devices. The RI based design eliminates the strict requirements of time to digital converter (TDC) in traditional ADPLL structure which significantly reduces the design complexity and consumes low power. By utilizing the efficient system design capabilities offered by the LabVIEW environment, a RI based ADPLL is modeled in LabVIEW to evaluate the design and analyze its performance. The system level simulation of the ADPLL is significantly meaningful for the research and design process in a comprehensive way. The simulation results are also presented for the 2.4 GHz reference injection based ADPLL from a reference frequency of 32MHz.
引用
收藏
页码:281 / 283
页数:3
相关论文
共 10 条
[1]   A 86 MHz-12 GHz Digital-Intensive PLL for Software-Defined Radios, Using a 6 fJ/Step TDC in 40 nm Digital CMOS [J].
Borremans, Jonathan ;
Vengattaramane, Kameswaran ;
Giannini, Vito ;
Debaillie, Bjoern ;
Van Thillo, Wim ;
Craninckx, Jan .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (10) :2116-2129
[2]   An all-digital phase-locked loop for high-speed clock generation [J].
Chung, CC ;
Lee, CY .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (02) :347-351
[3]  
Deng W, 2013, ISSCC DIG TECH PAP I, V56, P248, DOI 10.1109/ISSCC.2013.6487720
[4]   A Fully Synthesizable All-Digital PLL With Interpolative Phase Coupled Oscillator, Current-Output DAC, and Fine-Resolution Digital Varactor Using Gated Edge Injection Technique [J].
Deng, Wei ;
Yang, Dongsheng ;
Ueno, Tomohiro ;
Siriburanon, Teerachot ;
Kondo, Satoshi ;
Okada, Kenichi ;
Matsuzawa, Akira .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2015, 50 (01) :68-80
[5]   A 3.7 mW Low-Noise Wide-Bandwidth 4.5 GHz Digital Fractional-N PLL Using Time Amplifier-Based TDC [J].
Elkholy, Ahmed ;
Anand, Tejasvi ;
Choi, Woo-Seok ;
Elshazly, Amr ;
Hanumolu, Pavan Kumar .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2015, 50 (04) :867-881
[6]  
Koskin E., 2016, 14 IEEE INT NEW CIRC, P1
[7]   An 802.11a/b/g/n Digital Fractional-N PLL With Automatic TDC Linearity Calibration for Spur Cancellation [J].
Liao, Dongyi ;
Wang, Hechen ;
Dai, Fa Foster ;
Xu, Yang ;
Berenguer, Roc ;
Hermoso, Sara Munoz .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (05) :1210-1220
[8]   A Compact, Low-Power and Low-Jitter Dual-Loop Injection Locked PLL Using All-Digital PVT Calibration [J].
Musa, Ahmed ;
Deng, Wei ;
Siriburanon, Teerachot ;
Miyahara, Masaya ;
Okada, Kenichi ;
Matsuzawa, Akira .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2014, 49 (01) :50-60
[9]   All-digital PLL and transmitter for mobile phones [J].
Staszewski, RB ;
Wallberg, JL ;
Rezeq, S ;
Hung, CM ;
Eliezer, OE ;
Vemulapalli, SK ;
Fernando, C ;
Maggio, K ;
Staszewski, R ;
Barton, N ;
Lee, MC ;
Cruise, P ;
Entezari, M ;
Muhammad, K ;
Leipold, D .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (12) :2469-2482
[10]   Time-domain modeling of an RF all-digital PLL [J].
Syllaios, Ioannis L. ;
Staszewski, Robert Bogdan ;
Balsara, Poras T. .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (06) :601-605