共 16 条
[1]
High-radix parallel VLSI dividers without using quotient digit selection tables
[J].
30TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS,
2000,
:345-352
[2]
Staudemeyer RC, 2019, Arxiv, DOI [arXiv:1909.09586, 10.48550/arXiv.1909.09586]
[3]
Design of Approximate High-Radix Dividers by Inexact Binary Signed-Digit Addition
[J].
PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17),
2017,
:293-298
[5]
Hardware-Aware Softmax Approximation for Deep Neural Networks
[J].
COMPUTER VISION - ACCV 2018, PT IV,
2019, 11364
:107-122
[6]
Han S, 2017, Arxiv, DOI arXiv:1612.00694
[8]
Liu WQ, 2018, P S COMP ARITHM, P92, DOI 10.1109/ARITH.2018.8464807
[9]
Pouyan P., 2011, 2011 European Conference on Circuit Theory and Design (ECCTD 2011), P709, DOI 10.1109/ECCTD.2011.6043642
[10]
Qian M., 2007, Application of CORDIC Algorithm to Neural Networks VLSI Design, P504, DOI [10.1109/cesa.2006.4281704, DOI 10.1109/CESA.2006.4281704]