A compiler-compiler for Codesign

被引:0
|
作者
Carchiolo, V [1 ]
Malgeri, M [1 ]
Mangioni, G [1 ]
机构
[1] Univ Catania, Fac Ingn, Ist Informat & Telecommun, I-95125 Catania, Italy
来源
INTERNATIONAL CONFERENCE ON POLITICS AND INFORMATION SYSTEMS: TECHNOLOGIES AND APPLICATIONS, PROCEEDINGS | 2003年
关键词
hw/sw codesign; compiler; formal methods;
D O I
暂无
中图分类号
G2 [信息与知识传播];
学科分类号
05 ; 0503 ;
摘要
Growing complexity of hardware/software embedded devices coupled with short time to market requirement is getting older the traditional approaches. Codesign, i.e. integrated development of both hardware and software aims at providing a common and integrated framework for a large set of devices. Till now, several methodologies has been proposed using different tools for each development phase, thus requiring people to be acquaint to several background. Development of compiler able to join all phase providing a unique interface may be a step behind, but it is not possible to create such a tool for all possible architecture. A solution to this matter is the development of a "compiler-compiler", that is a tool able to generate a customized compiler for any architecture.
引用
收藏
页码:174 / 177
页数:4
相关论文
共 50 条
  • [21] The Implementation of a High Performance GPGPU Compiler
    Yang, Yi
    Zhou, Huiyang
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2013, 41 (06) : 768 - 781
  • [22] Embedded Compiler Optimization for Communication Applications
    Lee, Jong-Yeol
    Yang, Won-Yong
    PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 520 - 523
  • [23] Compiler and Language Design for Quantum Computing
    Heim, Bettina
    CC'18: PROCEEDINGS OF THE 27TH INTERNATIONAL CONFERENCE ON COMPILER CONSTRUCTION, 2018, : 2 - 2
  • [24] Compiler support for effective XSL transformation
    Chen, Ching-Mao
    Chu, Fu-Shun
    Chen, Peng-Sheng
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2012, 24 (14) : 1572 - 1593
  • [25] Handling global constraints in compiler strategy
    Rohou, E
    Bodin, F
    Eisenbeis, C
    Seznec, A
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2000, 28 (04) : 325 - 345
  • [26] An educational tool for teaching compiler construction
    Mernik, M
    Zumer, V
    IEEE TRANSACTIONS ON EDUCATION, 2003, 46 (01) : 61 - 68
  • [27] Hiding relaxed memory consistency with a compiler
    Lee, J
    Padua, DA
    IEEE TRANSACTIONS ON COMPUTERS, 2001, 50 (08) : 824 - 833
  • [28] Hardware/compiler codevelopment for an embedded media processor
    Kozyrakis, C
    Judd, D
    Gebis, J
    Williams, S
    Patterson, D
    Yelick, K
    PROCEEDINGS OF THE IEEE, 2001, 89 (11) : 1694 - 1709
  • [29] CMLCompiler: A Unified Compiler for Classical Machine Learning
    Wen, Xu
    Gao, Wanling
    Li, Anzheng
    Wang, Lei
    Jiang, Zihan
    Zhan, Jianfeng
    PROCEEDINGS OF THE 37TH INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, ACM ICS 2023, 2023, : 63 - 74
  • [30] A GPGPU Compiler for Memory Optimization and Parallelism Management
    Yang, Yi
    Xiang, Ping
    Kong, Jingfei
    Zhou, Huiyang
    ACM SIGPLAN NOTICES, 2010, 45 (06) : 86 - 97