An Ultra Low Power 10-bit 1KS SAR-ADC for ECG Signal Recording Applications

被引：0

作者：

Chen, Chen ^{[1
]}

Wang, Bo ^{[1
]}

机构：

[1] Peking Univ, Shenzhen Grad Sch, Sch Elect & Comp Engn, Shenzhen, Peoples R China

来源：

2016 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC) | 2016年

关键词：

SAR-ADC; low power; area saving; low offset; wearable and medical applications; COMPARATOR;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a 10-bit 1 kS/s SAR ADC in 0.13 mu m CMOS technology for ECG signal recording applications. Two new techniques are introduced:1) a novel DAC switching method designed for fully-differential SAR ADC which reduces half size of capacitors and 50% DAC switching energy; and 2) a novel dynamic latch-type comparator bias circuit to eliminate static power consumption. Our simulation shows that the proposed SAR ADC achieves a peak SNDR of 61.05dB and 350nW total power consumption.

引用

页数：4

共 50 条

[1] Design of a low-power 10-Bit 250-kS/s SAR ADC for neural recording applications
Nguyen T.N.
Cha H.-K.
IEIE Transactions on Smart Processing and Computing, 2021, 10 (01): : 67 - 73
[2] A 24 nW 10-bit 10 kS/s ultra-low-power SAR ADC for biomedical devices
Chen, Yanbo
Nie, Qiong
Zhong, Chaowei
Song, Jiayi
Huang, Yinfeng
Lin, Chengkai
Zeng, Qiming
Cao, Jie
Xue, Yan
AIP ADVANCES, 2023, 13 (02)
[3] A 10-bit 16-MS/s Ultra Low Power SAR ADC for IoT Applications
Yan, Na
Kang, Cheng
Mu, Geng
Chen, Sizheng
Wang, Maodong
Min, Hao
2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 759 - 761
[4] A 10-Bit CMOS SAR ADC for Low-Power Sensor Applications
Guo, An-Qiang
Sun, Quan
Qi, Min
Qiao, Dong-Hai
2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 1008 - 1010
[5] An Ultra Low Power, 10-bit Two-Step Flash ADC for Signal Processing Applications
Adimulam, Mahesh Kumar
Kapoor, Amit
Veeramachaneni, Sreehari
Srinivas, M. B.
2018 31ST INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2018 17TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID & ES), 2018, : 19 - 24
[6] A 10-bit 500-KS/s Low Power SAR ADC with Splitting Comparator for Bio-Medical Applications
Pang, Wen-Yi
Wang, Chao-Shiun
Chang, You-Kuang
Chou, Nai-Kuan
Wang, Chorng-Kuang
2009 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2009, : 149 - 152
[7] A 7.6-nW 1-kS/s 10-bit SAR ADC for Biomedical Applications
Hu, Yunfeng
Chen, Lisheng
Chen, Hui
Wen, Yi
Zhang, Huabin
Wu, Zhaohui
Lie, Bin
2019 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2019), 2019, : 129 - 132
[8] A 7.6-nW 1-kS/s 10-Bit SAR ADC for Biomedical Applications
Hu, Yunfeng
Tang, Bin
Hu, Lexing
Liang, Haibo
Li, Bin
Wu, Zhaohui
Liu, Xiaojia
MICROMACHINES, 2022, 13 (12)
[9] A 0.65-V 10-bit 320-kS/s SAR-ADC with Charge Average and Skip Switching Algorithm
Ou-Yang, Yi-Han
Wu, Cheng-Chun
Tang, Kea-Tiong
2018 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2018), 2018, : 98 - 101
[10] A 10-bit reconfigurable ADC with SAR/SS mode for neural recording
Jingyu Wang
Yufeng Hua
Zhangming Zhu
Analog Integrated Circuits and Signal Processing, 2019, 101 : 297 - 305

← 1 2 3 4 5 →