Residue number system to binary converter for the moduli set (2n-1, 2n-1, 2n+1)

被引:17
作者
Hiasat, A
Sweidan, A
机构
[1] Princess Sumaya Univ Technol, Dept Elect Engn, Amman 11941, Jordan
[2] Univ Jordan, ECE Dept, Amman, Jordan
关键词
residue number system; binary number system; converters; multiplicative inverses;
D O I
10.1016/S1383-7621(03)00062-6
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In many earlier publications, different authors have suggested residue to binary converters for the moduli sets: (2(n), 2(n) - 1,2(n) + 1) and (2(n), 2(n) - 1, 2(n) + 1), where n is a positive integer. In this paper, we are introducing the moduli set (2(n-1), 2(n) - 1, 2(n) + 1), which is one bit less in its dynamic range than that of (2(n), 2(n) - 1, 2(n) + 1). However, it has a similar dynamic range to that of (2(n), 2(n) - 1,2(n-1) - 1). Closed form multiplicative inverses for the new set are introduced. Based on these inverses, a residue to binary converter design is proposed which requires less time and hardware than all published converters for the other two moduli sets. (C) 2003 Elsevier B.V. All rights reserved.
引用
收藏
页码:53 / 58
页数:6
相关论文
共 18 条
[1]  
[Anonymous], 1988, IEEE T CIRCUITS SYST
[2]  
BERNARDSON P, 1985, IEEE T CIRCUITS SYST, V32, P298
[3]  
CARDARILLI GC, 2000, P 43 IEEE MIDW S CIR, P214
[4]   Delta-Sigma modulator with large OSR using the One-Hot Residue Number System [J].
Chren, WA .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1999, 46 (08) :1002-1008
[5]   Fast converter for 3 moduli RNS using new property of CRT [J].
Conway, R ;
Nelson, J .
IEEE TRANSACTIONS ON COMPUTERS, 1999, 48 (08) :852-860
[6]   The digit parallel method for fast RNS to weighted number system conversion for specific moduli (2(k)-1,2(k),2(k)+1) [J].
Gallaher, D ;
Petry, FE ;
Srinivasan, P .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1997, 44 (01) :53-57
[7]   Residue-to-binary arithmetic converter for the moduli set (2k, 2k-1, 2k-1-1) [J].
Hiasat, AA ;
Abdel-Aty-Zohdy, HS .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1998, 45 (02) :204-209
[8]   High-speed and reduced-area modular adder structures for RNS [J].
Hiasat, AA .
IEEE TRANSACTIONS ON COMPUTERS, 2002, 51 (01) :84-89
[9]  
HWANG H, 1979, COMPUTER ARITHMETIC
[10]   AN EFFICIENT RESIDUE TO BINARY CONVERTER DESIGN [J].
IBRAHIM, KM ;
SALOUM, SN .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1988, 35 (09) :1156-1158