Schematic Driven Silicon Photonics Design

被引：8

作者：

Chrostowski, Lukas ^{[1
]}

Lu, Zeqin ^{[1
]}

Flueckiger, Jonas ^{[1
]}

Pond, James ^{[2
]}

Klein, Jackson ^{[2
]}

Wang, Xu ^{[2
]}

Li, Sarah ^{[1
]}

Tai, Wei ^{[1
]}

Hsu, En Yao ^{[1
]}

Kim, Chan ^{[1
]}

Ferguson, John ^{[3
]}

Cone, Chris ^{[3
]}

机构：

[1] Univ British Columbia, Dept Elect & Comp Engn, Vancouver, BC V5Z 1M9, Canada

[2] Lumer Solut Inc, Vancouver, BC, Canada

[3] Mentor Graph Corp, Portland, OR USA

来源：

SMART PHOTONIC AND OPTOELECTRONIC INTEGRATED CIRCUITS XVIII | 2016年 / 9751卷

关键词：

silicon photonics design; photonic integrated circuits design; electronic design automation (EDA); manufacturing variability; corner analysis; Monte Carlo simulation;

D O I：

10.1117/12.2220298

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Electronic circuit designers commonly start their design process with a schematic, namely an abstract representation of the physical circuit. In integrated photonics on the other hand, it is very common for the design to begin at the physical component level. In order to build large integrated photonic systems, it is crucial to design using a schematic-driven approach. This includes simulations based on schematics. schematic-driven layout, layout versus schematic verification. and post-layout simulations. This paper describes such a design framework implemented using Mentor Graphics and Lumerical Solutions design tools. In addition, we describe challenges in silicon photonics related to manufacturing, and how these can be taken into account in simulations and how these impact circuit performance.

引用

页数：14

共 14 条

[1]

Agarwal A., 2003, P 2003 IEEE ACM INT, V900

[2]

[Anonymous], P SPIE

[3] Dual phase-shift Bragg grating silicon photonic modulator operating up to 60 Gb/s [J].

Bedard, K. ;

Simard, A. D. ;

Filion, B. ;

Painchaud, Y. ;

Rusch, L. A. ;

LaRochelle, S. .

OPTICS EXPRESS, 2016, 24 (03) :2413-2419

[4] Integrated waveguide Bragg gratings for microwave photonics signal processing [J].

Burla, Maurizio ;

Cortes, Luis Romero ;

Li, Ming ;

Wang, Xu ;

Chrostowski, Lukas ;

Azana, Jose .

OPTICS EXPRESS, 2013, 21 (21) :25120-25147

[5] Physically Justifiable Die-Level Modeling of Spatial Variation in View of Systematic Across Wafer Variability [J].

Cheng, Lerong ;

Gupta, Puneet ;

Spanos, Costas J. ;

Qian, Kun ;

He, Lei .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2011, 30 (03) :388-401

[6]

Chrostowski L, 2015, SILICON PHOTONICS DESIGN, P1

[7]

Chrostowski L., 2014, OPT FIB COMM C OPT S

[8]

Chrostowski L., SIEPIC EBEAM PDK LIB

[9]

Liao C., 2015, EFFICIENT SPATIAL VA

[10]

Liu B., 2008, P C DES AUT TEST EUR, P527

← 1 2 →