共 50 条
- [21] Hardware Implementation of a Chaos Based Image Encryption Using High-Level Synthesis 2021 29TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2021, : 165 - 169
- [22] FPGA Analysis Tool: High-Level Flows for Low-Level Design Analysis in Reconfigurable Computing RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2009, 5453 : 62 - +
- [23] High-Level Synthesis for the Design of FPGA-based Signal Processing Systems 2009 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, 2009, : 25 - +
- [24] Development of a real camera system with high-level synthesised hardware of median-based dynamic background subtraction Artificial Life and Robotics, 2022, 27 : 541 - 546
- [27] A Hardware Implementation for Real-Time Lane Detection using High-Level Synthesis 2018 INTERNATIONAL WORKSHOP ON ADVANCED IMAGE TECHNOLOGY (IWAIT), 2018,
- [29] Hardware-Efficient Implementation of Principal Component Analysis Using High-Level Synthesis 10TH INTERNATIONAL CONFERENCE ON ELECTRONICS, COMPUTING AND COMMUNICATION TECHNOLOGIES, CONECCT 2024, 2024,
- [30] Hardware acceleration of YOLOv7-tiny using high-level synthesis tools Journal of Real-Time Image Processing, 2023, 20