Automatic High-Level Hardware Checkpoint Selection for Reconfigurable Systems

被引:10
|
作者
Bourge, Alban [1 ]
Muller, Olivier [1 ]
Rousseau, Frederic [1 ]
机构
[1] Univ Grenoble Alpes, TIMA Lab, F-38031 Grenoble, France
来源
2015 IEEE 23RD ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM) | 2015年
关键词
FPGA; HLS; CAD; hardware context switch;
D O I
10.1109/FCCM.2015.8
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Modern FPGAs provide great computational power and flexibility but there is still room for improving their performances. For example multi-user approaches are particularly underdeveloped as they require specific mechanisms still to be automated. Sharing an FPGA resource between applications or users requires a context switch ability. The latter enables pausing and resuming applications at system demand. This paper presents a method that automatically selects a good execution point, called hardware checkpoint, to perform a context switch on an FPGA. The method relies on a static analysis of the finite state machine of a circuit to select the checkpoint states. The obtained selection ensures that the context switch mechanism respects a given latency and tries to minimize the mechanism costs. The method takes advantage of its integration in an open-source HLS tool and preliminary results highlight its efficiency.
引用
收藏
页码:155 / 158
页数:4
相关论文
共 50 条
  • [21] Hardware Implementation of a Chaos Based Image Encryption Using High-Level Synthesis
    Sharifian, Saeed M. M.
    Rashtchi, Vahid
    Azarpeyvand, Ali
    2021 29TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2021, : 165 - 169
  • [22] FPGA Analysis Tool: High-Level Flows for Low-Level Design Analysis in Reconfigurable Computing
    Kepa, Krzysztof
    Morgan, Fearghal
    Kosciuszkiewicz, Krzysztof
    Braun, Lars
    Huebner, Michael
    Becker, Juergen
    RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2009, 5453 : 62 - +
  • [23] High-Level Synthesis for the Design of FPGA-based Signal Processing Systems
    Casseau, Emmanuel
    Le Gal, Bertrand
    2009 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, 2009, : 25 - +
  • [24] Development of a real camera system with high-level synthesised hardware of median-based dynamic background subtraction
    Kohei Shinyamada
    Akira Yamawaki
    Artificial Life and Robotics, 2022, 27 : 541 - 546
  • [25] Development of a real camera system with high-level synthesised hardware of median-based dynamic background subtraction
    Shinyamada, Kohei
    Yamawaki, Akira
    ARTIFICIAL LIFE AND ROBOTICS, 2022, 27 (03) : 541 - 546
  • [26] Hardware acceleration of YOLOv7-tiny using high-level synthesis tools
    Hosseiny, Adib
    Jahanirad, Hadi
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2023, 20 (04)
  • [27] A Hardware Implementation for Real-Time Lane Detection using High-Level Synthesis
    Khongprasongsiri, Chanon
    Kumhom, Pinit
    Suwansantisuk, Watcharapan
    Chotikawanid, Teerasak
    Chumpol, Surachate
    Ikura, Masami
    2018 INTERNATIONAL WORKSHOP ON ADVANCED IMAGE TECHNOLOGY (IWAIT), 2018,
  • [28] SpExSim: assessing kernel suitability for C-based high-level hardware synthesis
    Oppermann, Julian
    Sommer, Lukas
    Koch, Andreas
    JOURNAL OF SUPERCOMPUTING, 2019, 75 (08) : 4062 - 4077
  • [29] Hardware-Efficient Implementation of Principal Component Analysis Using High-Level Synthesis
    Kumar, Venkata Siva K.
    Sabat, Samrat L.
    10TH INTERNATIONAL CONFERENCE ON ELECTRONICS, COMPUTING AND COMMUNICATION TECHNOLOGIES, CONECCT 2024, 2024,
  • [30] Hardware acceleration of YOLOv7-tiny using high-level synthesis tools
    Adib Hosseiny
    Hadi Jahanirad
    Journal of Real-Time Image Processing, 2023, 20