Numerical simulation and optimization for 900V 4H-SiC DiMOSFET fabrication

被引：1
|
作者：
Kim, SC
Bahng, W
Kim, NK
Kim, ED
Ayalew, T
Grasser, T
Selberherr, S
机构：
[1] Korea Electrotechnol Res Inst, Power Semicond Res Grp, Chang Won 641120, Gyungnam, South Korea
[2] TU Vienna, Christian Doppler Lab TCAD Microelect Inst Microe, A-1040 Vienna, Austria
[3] TU Vienna, Inst Microelect, A-1040 Vienna, Austria
来源：
SILICON CARBIDE AND RELATED MATERIALS 2004 | 2005年 / 483卷
关键词：
DiMOSFET; edge termination; silicon carbide; MINIMOS-NT;
D O I：
10.4028/www.scientific.net/MSF.483-485.793
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
We report the simulation results of 25μ m half cell pitch vertical type 4H-SiC DiMOSFET using the general-purpose device simulator MINIMOS-NT. The best trade-off between breakdown voltage and on-resistance in terms of BFOM is around 19MW/cm(2) with a p-well spacing 5 μ m. The specific on -resistance, R-ON, sp, simulated with V-GS=10V and V-DS= 1 V at room temperature, is around 22.76mΩ cm(2). An 900V breakdown voltage is simulated with ion-implanted edge termination.
引用
收藏
页码：793 / 796
页数：4
相关论文
共 50 条
  • [1] Optimization of Ion Implantation processes for 4H-SiC DIMOSFET
    N. Piluso
    E. Fontana
    M. A. Di Stefano
    G. Litrico
    S. Privitera
    A. Russo
    S. Lorenti
    S. Coffa
    F. La Via
    MRS Advances, 2016, 1 (55) : 3673 - 3678
  • [2] Optimization of Ion Implantation processes for 4H-SiC DIMOSFET
    Piluso, N.
    Fontana, E.
    Di Stefano, A.
    Litrico, G.
    Privitera, S.
    Russo, A.
    Lorenti, S.
    Coffa, S.
    La Via, F.
    MRS ADVANCES, 2016, 1 (55): : 3673 - 3678
  • [3] Simulation study of 1.2 kV 4H-SiC DIMOSFET structures
    Chen, L
    Guy, OJ
    Jennings, MR
    Wilks, SP
    Mawby, PA
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 2341 - 2344
  • [4] 900V, 1.46mOhm-cm2 4H-SiC Depletion Mode Vertical JFET
    Chatty, Kiran
    Sheridan, David C.
    Bondarenko, Volodymyr
    Schrader, Robin
    Casady, Jeffrey B.
    SILICON CARBIDE AND RELATED MATERIALS 2012, 2013, 740-742 : 915 - 920
  • [5] Simulation Study on Single-Event Burnout Reliability of 900V 4H-SiC Quasi Vertical Double Diffused MOSFET
    Shi, Jin-Ke
    Wang, Ying
    Fei, Xin-Xing
    Sun, Biao
    Song, Yan-Xing
    Liu, Yu-Qian
    Zhang, Wei
    IEEE ACCESS, 2025, 13 : 5023 - 5031
  • [6] Simulation, Fabrication and Characterization of 4500V 4H-SiC JBS diode
    Huang, Runhua
    Chen, Gang
    Bai, Song
    Li, Rui
    Li, Yun
    Tao, Yonghong
    SILICON CARBIDE AND RELATED MATERIALS 2013, PTS 1 AND 2, 2014, 778-780 : 800 - +
  • [7] Simulation, Fabrication and Characterization of 6500V 4H-SiC power DMOSFETs
    Li, Shiyan
    Liu, Hao
    Huang, Runhua
    Tao, Yonghong
    Liu, Qiang
    Li, Yun
    Bai, S.
    2017 14TH CHINA INTERNATIONAL FORUM ON SOLID STATE LIGHTING (SSLCHINA) : INTERNATIONAL FORUM ON WIDE BANDGAP SEMICONDUCTORS (IFWS), 2017, : 144 - 147
  • [8] Simulation, Fabrication and Characterization of 6500V 4H-SiC JBS diode
    Huang, Runhua
    Tao, Yonghong
    Chen, Gang
    Bai, Song
    Li, Rui
    YunLi
    ADVANCES IN MECHATRONICS, AUTOMATION AND APPLIED INFORMATION TECHNOLOGIES, PTS 1 AND 2, 2014, 846-847 : 737 - +
  • [9] 900 V DMOS and 1100 V UMOS 4H-SiC power FETs
    Casady, JB
    Agarwal, AK
    Rowland, LB
    Valek, WF
    Brandt, CD
    55TH ANNUAL DEVICE RESEARCH CONFERENCE, DIGEST - 1997, 1997, : 32 - 33
  • [10] Comparison of measured and simulated characteristics of boron implanted 4H-SiC DIMOSFET
    Kim, S. C.
    Bahng, W.
    Kim, K. H.
    Kang, I. H.
    Kim, S. J.
    Kim, N. K.
    2006 25TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, VOLS 1 AND 2, PROCEEDINGS, 2006, : 211 - +
12345