FPGA Design and Implementation of Kinect-Like Depth Sensing

被引:15
作者
Wang, Jiao [1 ]
Xiong, Zhiwei [2 ]
Wang, Zekun [1 ]
Zhang, Yikai [1 ]
Wu, Feng [3 ]
机构
[1] Northeastern Univ, Shenyang 110000, Peoples R China
[2] Microsoft Res, Beijing 100080, Peoples R China
[3] Univ Sci & Technol China, Hefei 230026, Peoples R China
基金
中国国家自然科学基金;
关键词
Depth sensing; field-programmable gate array (FPGA); Kinect; phase; speckle; REAL-TIME; STEREO; ACQUISITION;
D O I
10.1109/TCSVT.2015.2450176
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The Kinect depth sensor has become a versatile tool in different research fields due to its low cost and ease of use, yet its implementation still remains a black box to a large extent. Moreover, the accuracy and speed of Kinect are limited for certain applications. To boost the performance of Kinect while preserving its advantages, we have proposed a depth acquisition method that uses speckle patterns generated by commodity laser emitters as in Kinect, but the speckle density is modulated to allow higher accuracy depth measurement. In this paper, we present the field-programmable gate array (FPGA) design and implementation for the above Kinect-like depth sensing. To achieve a high-speed performance on a normal FPGA (Altera Stratix III EP3SL150), we elaborate the hardware architecture to realize a full-pipeline framework for the two main modules: 1) pixel-wise phase generation and 2) normalized cross-correlation-based phase unwrapping. Experiments show a reconstruction speed of 572 fps at a resolution of 640 x 480 with improved depth accuracy over Kinect and that an even higher resolution is supported. The previous pattern design and the FPGA design in this paper jointly demonstrate the feasibility of next-generation fast, accurate, and low-cost depth sensors.
引用
收藏
页码:1175 / 1186
页数:12
相关论文
共 25 条
[1]  
[Anonymous], 2011, June 2011. IEEE, DOI DOI 10.1109/CVPRW.2011.5981811
[2]  
Banz Christian, 2010, Proceedings of the 2010 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (IC-SAMOS 2010), P93, DOI 10.1109/ICSAMOS.2010.5642077
[3]  
Charles J., 2011, 2011 IEEE International Conference on Computer Vision Workshops (ICCV Workshops), P1202, DOI 10.1109/ICCVW.2011.6130387
[4]   Vision processing for realtime 3-D data acquisition based on coded structured light [J].
Chen, S. Y. ;
Li, Y. F. ;
Zhang, Jianwei .
IEEE TRANSACTIONS ON IMAGE PROCESSING, 2008, 17 (02) :167-176
[5]   Accurate Dynamic 3D Sensing With Fourier-Assisted Phase Shifting [J].
Cong, Pengyu ;
Xiong, Zhiwei ;
Zhang, Yueyi ;
Zhao, Shenghui ;
Wu, Feng .
IEEE JOURNAL OF SELECTED TOPICS IN SIGNAL PROCESSING, 2015, 9 (03) :396-408
[6]  
Freedman B., 2010, Primesense LTD patent, Patent No. [US 2010/0118123 Al, 20100118123, 20100118123 A1]
[7]   An FPGA-based processing pipeline for high-definition stereo video [J].
Greisen, Pierre ;
Heinzle, Simon ;
Gross, Markus ;
Burg, Andreas P. .
EURASIP JOURNAL ON IMAGE AND VIDEO PROCESSING, 2011,
[8]  
Inokuchi S., 1984, Seventh International Conference on Pattern Recognition (Cat. No. 84CH2046-1), P806
[9]  
Izadi S., 2011, P 24 ANN ACM S US IN, P559
[10]   FPGA Design and Implementation of a Real-Time Stereo Vision System [J].
Jin, S. ;
Cho, J. ;
Pham, X. D. ;
Lee, K. M. ;
Park, S. -K. ;
Kim, M. ;
Jeon, J. W. .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2010, 20 (01) :15-26