Implementation of Efficient Mix Column Transformation for AES encryption

被引:0
|
作者
Priya, S. Sridevi Sathya [1 ]
Junias, M. [1 ]
Jenifer, Sarah S. [1 ]
Lavanya, A. [1 ]
机构
[1] Karunya Univ, ECE, Coimbatore, Tamil Nadu, India
来源
2018 4TH INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS) | 2018年
关键词
Cryptography; Plain text; Cipher text; Mix column; Key expansion;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The National Institute of Standards and Technology(NIST) announced Rijndael as the new Advanced Encryption Standard(AES). DES algorithm was the predecessor of AES algorithm which was insecure because of force attacks. The AES is a symmetric block cipher. This encryption process consists of key expansion, Add Round Key, sub bytes, Shift Rows and mix column. This paper presents the survey of efficient cryptographic algorithms and implementation of efficient Mix Column in AES algorithm. Mix column transformation is the linear operation in which the state array matrix is multiplied with constant square matrix. LUT architecture is to be introduced in Mix Column in order to reduce the area. Also pipelining architecture is to be introduced in order to reduce the de;ay since the multiplication is the slow process which in-turn reduces the speed of whole AB encryption process.
引用
收藏
页码:95 / 100
页数:6
相关论文
共 50 条
  • [41] A SECURE BSS-BASED ENCRYPTION SCHEME USING AES KEY EXPANSION APPROACH
    Okhovat, Raziyeh Sadat
    Sadr, Ali
    THIRD INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING AND TECHNOLOGY (ICCET 2011), 2011, : 277 - +
  • [42] An application of algebraic geometry to encryption: Tame transformation method
    Moh, T
    REVISTA MATEMATICA IBEROAMERICANA, 2003, 19 (02) : 667 - 685
  • [43] High throughput and area-efficient FPGA implementation of AES for high-traffic applications
    Shahbazi, Karim
    Ko, Seok-Bum
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2020, 14 (06) : 344 - 352
  • [44] Image Encryption by Using Block-Based Symmetric Transformation Algorithm (International Data Encryption Algorithm)
    Upadhyay, Sandeep
    Dave, Drashti
    Sharma, Gourav
    PROCEEDINGS OF INTERNATIONAL CONFERENCE ON ICT FOR SUSTAINABLE DEVELOPMENT, ICT4SD 2015, VOL 1, 2016, 408 : 531 - 539
  • [45] Power equalization of AES FPGA implementation
    Strachacki, M.
    Szczepanski, S.
    BULLETIN OF THE POLISH ACADEMY OF SCIENCES-TECHNICAL SCIENCES, 2010, 58 (01) : 125 - 128
  • [46] Implementation of AES Algorithm in QGIS Software
    Ghaleb, Hani Saeed Mohammed
    Shukur, Zarina
    Sulaiman, Rossilawati
    Mobidin, Hanis Salwan
    PROCEEDINGS OF THE 2017 6TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING AND INFORMATICS (ICEEI'17), 2017,
  • [47] Design and implementation of AES (Rijndael) algorithm
    Parikh, C
    Patel, P
    COMPUTER APPLICATIONS IN INDUSTRY AND ENGINEERING, 2004, : 85 - 89
  • [48] COMPUTATIONALLY EFFICIENT CIPHERING SCHEME FOR IMAGE ENCRYPTION USING COMMON DIVISION AND GENETIC ALGORITHM
    Aparna, G.
    Rao, G. Venkata Raghava
    Vasavi, G.
    2016 IEEE 6TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING (IACC), 2016, : 304 - 307
  • [49] Design and implementation of AES (Rijndael) Algorithm
    Patel, P
    Parikh, C
    COMPUTER APPLICATIONS IN INDUSTRY AND ENGINEERING, 2003, : 126 - 130
  • [50] Successful Implementation of AES Algorithm in Hardware
    Borhan, Rozita
    Aziz, Raja Mohd Fuad Tengku
    IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS DESIGN, SYSTEMS AND APPLICATIONS (ICEDSA 2012), 2012, : 27 - 32