共 50 条
- [1] Improved Mix Column Computation of Cryptographic AES 2019 2ND INTERNATIONAL CONFERENCE ON DATA INTELLIGENCE AND SECURITY (ICDIS 2019), 2019, : 229 - 232
- [2] FPGA Implementation of AES Encryption and Decryption PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON CONTROL AUTOMATION, COMMUNICATION AND ENERGY CONSERVATION INCACEC 2009 VOLUME II, 2009, : 567 - 573
- [3] A Further Optimized Mix Column Architecture Design for the Advanced Encryption Standard 2019 11TH INTERNATIONAL CONFERENCE ON KNOWLEDGE AND SMART TECHNOLOGY (KST), 2019, : 181 - 185
- [4] Design And Analysis Of Nonlinear Aes S-Box And Mix-Column Transformation With The Pipelined Architecture 2013 INTERNATIONAL CONFERENCE ON CURRENT TRENDS IN ENGINEERING AND TECHNOLOGY (ICCTET), 2013, : 235 - 238
- [5] An efficient architecture for the AES mix columns operation 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 4637 - 4640
- [6] Efficient implementation of AES IP 2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1418 - +
- [7] EFFICIENT IMPLEMENTATION OF AES ALGORITHM ON FPGA 2014 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2014,
- [8] Implementation of Bitsliced AES Encryption on CUDA-Enabled GPU NETWORK AND SYSTEM SECURITY, 2017, 10394 : 273 - 287
- [9] FPGA Based Hardware Implementation of AES Rijndael Algorithm for Encryption and Decryption 2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 1769 - 1776
- [10] Compact and efficient encryption/decryption module for FPGA implementation of the AES Rijndael very well suited for small embedded applications ITCC 2004: INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: CODING AND COMPUTING, VOL 2, PROCEEDINGS, 2004, : 583 - 587