Implementation of Efficient Mix Column Transformation for AES encryption

被引:0
|
作者
Priya, S. Sridevi Sathya [1 ]
Junias, M. [1 ]
Jenifer, Sarah S. [1 ]
Lavanya, A. [1 ]
机构
[1] Karunya Univ, ECE, Coimbatore, Tamil Nadu, India
来源
2018 4TH INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS) | 2018年
关键词
Cryptography; Plain text; Cipher text; Mix column; Key expansion;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The National Institute of Standards and Technology(NIST) announced Rijndael as the new Advanced Encryption Standard(AES). DES algorithm was the predecessor of AES algorithm which was insecure because of force attacks. The AES is a symmetric block cipher. This encryption process consists of key expansion, Add Round Key, sub bytes, Shift Rows and mix column. This paper presents the survey of efficient cryptographic algorithms and implementation of efficient Mix Column in AES algorithm. Mix column transformation is the linear operation in which the state array matrix is multiplied with constant square matrix. LUT architecture is to be introduced in Mix Column in order to reduce the area. Also pipelining architecture is to be introduced in order to reduce the de;ay since the multiplication is the slow process which in-turn reduces the speed of whole AB encryption process.
引用
收藏
页码:95 / 100
页数:6
相关论文
共 50 条
  • [1] Improved Mix Column Computation of Cryptographic AES
    Barrera, Aaron
    Cheng, Chu-Wen
    Kumar, Sanjeev
    2019 2ND INTERNATIONAL CONFERENCE ON DATA INTELLIGENCE AND SECURITY (ICDIS 2019), 2019, : 229 - 232
  • [2] FPGA Implementation of AES Encryption and Decryption
    Deshpande, Ashwini M.
    Deshpande, Mangesh S.
    Kayatanavar, Devendra N.
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON CONTROL AUTOMATION, COMMUNICATION AND ENERGY CONSERVATION INCACEC 2009 VOLUME II, 2009, : 567 - 573
  • [3] A Further Optimized Mix Column Architecture Design for the Advanced Encryption Standard
    Rupanagudi, Sudhir Rao
    Bhat, Varsha G.
    Darshan, G.
    Darshan, S.
    Vidya, Valliveti J.
    Padmavathi, P.
    Gurikar, Shreya K.
    Sindhu, Nivedita
    2019 11TH INTERNATIONAL CONFERENCE ON KNOWLEDGE AND SMART TECHNOLOGY (KST), 2019, : 181 - 185
  • [4] Design And Analysis Of Nonlinear Aes S-Box And Mix-Column Transformation With The Pipelined Architecture
    Gopi, V.
    Logashanmugam, E.
    2013 INTERNATIONAL CONFERENCE ON CURRENT TRENDS IN ENGINEERING AND TECHNOLOGY (ICCTET), 2013, : 235 - 238
  • [5] An efficient architecture for the AES mix columns operation
    Li, H
    Friggstad, Z
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 4637 - 4640
  • [6] Efficient implementation of AES IP
    Huang, Yu-Jung
    Lin, Yang-Shih
    Hung, Kuang-Yu
    Lin, Kuo-Chen
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1418 - +
  • [7] EFFICIENT IMPLEMENTATION OF AES ALGORITHM ON FPGA
    Deshpande, Hrushikesh S.
    Karande, Kailash J.
    Mulani, Altaaf O.
    2014 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2014,
  • [8] Implementation of Bitsliced AES Encryption on CUDA-Enabled GPU
    Nishikawa, Naoki
    Amano, Hideharu
    Iwai, Keisuke
    NETWORK AND SYSTEM SECURITY, 2017, 10394 : 273 - 287
  • [9] FPGA Based Hardware Implementation of AES Rijndael Algorithm for Encryption and Decryption
    Srinivas, N. S. Sai
    Akramuddin, Md.
    2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 1769 - 1776
  • [10] Compact and efficient encryption/decryption module for FPGA implementation of the AES Rijndael very well suited for small embedded applications
    Rouvroy, G
    Standaert, FX
    Quisquater, JJ
    Legat, JD
    ITCC 2004: INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: CODING AND COMPUTING, VOL 2, PROCEEDINGS, 2004, : 583 - 587