Peak Power Management to Meet Thermal Design Power in Fault-Tolerant Embedded Systems

被引:36
作者
Ansari, Mohsen [1 ]
Safari, Sepideh [2 ]
Yeganeh-Khaksar, Amir [2 ]
Salehi, Mohammad [3 ]
Ejlali, Alireza [2 ]
机构
[1] Sharif Univ Technol, Dept Comp Engn, Embedded Syst Res Lab ESR LAB, Tehran 14588, Iran
[2] Sharif Univ Technol, Dept Comp Engn, Tehran 14588, Iran
[3] Univ Guilan, Comp Engn, Rasht, Iran
关键词
Peak power consumption; fault tolerance; embedded systems; multicore platforms; thermal design power; TIME; REDUNDANCY;
D O I
10.1109/TPDS.2018.2858816
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Multicore platforms provide a great opportunity for implementation of fault-tolerance techniques to achieve high reliability in real-time embedded systems. Passive redundancy is well-suited for multicore platforms and a well-established technique to tolerate transient and permanent faults. However, it incurs significant power overheads, which go wasted in fault-free execution scenarios. Meanwhile, due to the Thermal Design Power (TDP) constraint, in some cases, it is not feasible to simultaneously power on all cores on a multicore platform. Since TDP is the maximum sustainable power that a chip can consume, violating TDP makes some cores automatically restart or significantly reduce their performance to prevent a permanent damage. This may affect timeliness of the system, and hence, designers face a challenge in deciding how to use multicore platforms in real-time embedded systems. In this paper, at first, we study how the use of passive redundancy (especially for Triple Modular redundancy) can violate TDP on multicore platforms. Then, we propose a scheme for scheduling real-time tasks in multicore systems to conquer the peak power problem in NMR systems. This is because in multicore embedded systems an efficient solution for meeting the TDP constraint is reducing the peak power consumption. The proposed scheme tries to remove overlaps of the peak power of concurrently executing tasks to keep the maximum power consumption below the chip TDP. In the proposed scheme, we devised a policy called PPA-LTF to manage peak power consumption. This policy prevents tasks execution that consume higher power according to the tasks' power traces. Our experimental results show that our scheme provides up to 50 percent (on average by 39 percent) peak power reduction compared to state-of-the-art schemes.
引用
收藏
页码:161 / 173
页数:13
相关论文
共 38 条
  • [21] Mirhoseini A, 2013, I SYMPOS LOW POWER E, P27, DOI 10.1109/ISLPED.2013.6629262
  • [22] Detailed design and evaluation of Redundant Multithreading alternatives
    Mukherjee, SS
    Kontz, M
    Reinhardt, SK
    [J]. 29TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, 2002, : 99 - 110
  • [23] Munawar W, 2014, INT C PAR DISTRIB SY, P200, DOI 10.1109/PADSW.2014.7097809
  • [24] High-Performance Energy-Efficient Multicore Embedded Computing
    Munir, Arslan
    Ranka, Sanjay
    Gordon-Ross, Ann
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2012, 23 (04) : 684 - 700
  • [25] Pagani S., 2014, 2014 INT C HARDWARES, P1
  • [26] Thermal Safe Power (TSP): Efficient Power Budgeting for Heterogeneous Manycore Systems in Dark Silicon
    Pagani, Santiago
    Khdr, Heba
    Chen, Jian-Jia
    Shafique, Muhammad
    Li, Minming
    Henkel, Jorg
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2017, 66 (01) : 147 - 162
  • [27] Energy and Peak Power Efficiency Analysis for the Single Voltage Approximation (SVA) Scheme
    Pagani, Santiago
    Chen, Jian-Jia
    Henkel, Joerg
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015, 34 (09) : 1415 - 1428
  • [28] Pillai P., 2001, Operating Systems Review, V35, P89, DOI 10.1145/502059.502044
  • [29] Poursafaei F.R., 2015, P 1 INT CSI S REAL E, P1
  • [30] Pradhan D.K., 1996, FAULT TOLERANT COMPU