Peak Power Management to Meet Thermal Design Power in Fault-Tolerant Embedded Systems

被引:36
作者
Ansari, Mohsen [1 ]
Safari, Sepideh [2 ]
Yeganeh-Khaksar, Amir [2 ]
Salehi, Mohammad [3 ]
Ejlali, Alireza [2 ]
机构
[1] Sharif Univ Technol, Dept Comp Engn, Embedded Syst Res Lab ESR LAB, Tehran 14588, Iran
[2] Sharif Univ Technol, Dept Comp Engn, Tehran 14588, Iran
[3] Univ Guilan, Comp Engn, Rasht, Iran
关键词
Peak power consumption; fault tolerance; embedded systems; multicore platforms; thermal design power; TIME; REDUNDANCY;
D O I
10.1109/TPDS.2018.2858816
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Multicore platforms provide a great opportunity for implementation of fault-tolerance techniques to achieve high reliability in real-time embedded systems. Passive redundancy is well-suited for multicore platforms and a well-established technique to tolerate transient and permanent faults. However, it incurs significant power overheads, which go wasted in fault-free execution scenarios. Meanwhile, due to the Thermal Design Power (TDP) constraint, in some cases, it is not feasible to simultaneously power on all cores on a multicore platform. Since TDP is the maximum sustainable power that a chip can consume, violating TDP makes some cores automatically restart or significantly reduce their performance to prevent a permanent damage. This may affect timeliness of the system, and hence, designers face a challenge in deciding how to use multicore platforms in real-time embedded systems. In this paper, at first, we study how the use of passive redundancy (especially for Triple Modular redundancy) can violate TDP on multicore platforms. Then, we propose a scheme for scheduling real-time tasks in multicore systems to conquer the peak power problem in NMR systems. This is because in multicore embedded systems an efficient solution for meeting the TDP constraint is reducing the peak power consumption. The proposed scheme tries to remove overlaps of the peak power of concurrently executing tasks to keep the maximum power consumption below the chip TDP. In the proposed scheme, we devised a policy called PPA-LTF to manage peak power consumption. This policy prevents tasks execution that consume higher power according to the tasks' power traces. Our experimental results show that our scheme provides up to 50 percent (on average by 39 percent) peak power reduction compared to state-of-the-art schemes.
引用
收藏
页码:161 / 173
页数:13
相关论文
共 38 条
  • [1] [Anonymous], 2007, Fault-Tolerant Systems
  • [2] [Anonymous], 2013, P INT GREEN COMP C
  • [3] Improved Multiple Faults-Aware Placement Strategy: Reducing the Overheads and Error Rates in Digital Circuits
    Bandan, Mohamad Imran
    Pagliarini, Samuel
    Mathew, Jimson
    Pradhan, Dhiraj
    [J]. IEEE TRANSACTIONS ON RELIABILITY, 2017, 66 (01) : 233 - 244
  • [4] Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
  • [5] BongKi Lee, 2010, Proceedings 2010 International SoC Design Conference (ISOCC 2010), P233, DOI 10.1109/SOCDC.2010.5682930
  • [6] Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
  • [7] Ejlali A., 2009, PROC IEEEACM INT C H, P193
  • [8] Combined time and information redundancy for SEU-tolerance in energy-efficient real-time systems
    Ejlali, Alireza
    Al-Hashimi, Bashir M.
    Schmitz, Marcus T.
    Rosinger, Paul
    Miremadi, Seyed Ghassem
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (04) : 323 - 335
  • [9] Low-Energy Standby-Sparing for Hard Real-Time Systems
    Ejlali, Alireza
    Al-Hashimi, Bashir M.
    Eles, Petru
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2012, 31 (03) : 329 - 342
  • [10] Thermal-aware global real-time scheduling and analysis on multicore systems
    Fisher, Nathan
    Chen, Jian-Jia
    Wang, Shengquan
    Thiele, Lothar
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2011, 57 (05) : 547 - 560