Generic architecture platform for multiprocessor system-on-chip design

被引：0
作者：
Baghdadi, A
Zergainoh, NE
Lyonnard, D
Jerraya, AA
机构：
来源：
ARCHITECTURE AND DESIGN OF DISTRIBUTED EMBEDDED SYSTEMS | 2001年 / 61卷
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：53 / 63
页数：11
相关论文
共 50 条
[11]   A simulation-based power-aware architecture exploration of a multiprocessor system-on-chip design [J].
Menichelli, F ;
Olivieri, M ;
Benini, L ;
Donno, M ;
Bisdounis, L .
DESIGNERS' FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2004, :312-317
[12]   A real-time asymmetric multiprocessor reconfigurable system-on-chip architecture [J].
Xie, X ;
Williams, JA ;
Bergmann, NW .
MICROELECTRONICS: DESIGN, TECHNOLOGY, AND PACKAGING II, 2006, 6035
[13]   Architecture of the reconfigurable ultrasonic system-on-chip hardware platform [J].
Gilliland, Spenser ;
Govindan, Pramod ;
Saniie, Jafar .
IET CIRCUITS DEVICES & SYSTEMS, 2016, 10 (04) :301-308
[14]   System-on-Chip Platform Security Assurance: Architecture and Validation [J].
Ray, Sandip ;
Peeters, Eric ;
Tehranipoor, Mark M. ;
Bhunia, Swarup .
PROCEEDINGS OF THE IEEE, 2018, 106 (01) :21-37
[15]   Interfacing UML 2.0 for multiprocessor System-on-Chip design flow [J].
Riihimaki, Jouni ;
Kukkala, Petri ;
Kangas, Tero ;
Hannikainen, Marko ;
Hamalainen, Timo D. .
2005 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2005, :108-111
[16]   A distributed airchitecture model for heterogeneous multiprocessor system-on-chip design [J].
Wu, Q ;
Bian, JN ;
Xue, HX .
EMBEDDED SOFTWARE AND SYSTEMS, 2005, 3605 :150-157
[17]   Hardening Architectures for Multiprocessor System-on-Chip [J].
Aviles, Pablo M. ;
Garcia-Astudillo, Luis A. ;
Entrena, Luis ;
Garcia-Valderas, Mario ;
Martin-Holgado, Pedro ;
Morilla, Yolanda ;
Lindoso, Almudena .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2024, 71 (08) :1887-1895
[18]   An efficient bus architecture for system-on-chip design [J].
Cordan, B .
PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1999, :623-626
[19]   Multiprocessor system-on-chip (MPSoC) technology [J].
Wolf, Wayne ;
Jerraya, Ahmed Amine ;
Martin, Grant .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (10) :1701-1713
[20]   Efficient bus architecture for system-on-chip design [J].
Cordan, Bill .
Proceedings of the Custom Integrated Circuits Conference, 1999, :623-626
12345