Integration of III-V nanowires on Si: From high-performance vertical FET to steep-slope switch

被引：0

作者：

Tomioka, Katsuhiro ^{[1
]}

Yoshimura, Masatoshi ^{[1
]}

Nakai, Eiji ^{[1
]}

Ishizaka, Fumiya ^{[1
]}

Fukui, Takashi ^{[1
]}

机构：

[1] Hokkaido Univ, Grad Sch Informat Sci & Technol, Sapporo, Hokkaido 0608628, Japan

来源：

2013 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM) | 2013年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, we present recent progress in the integration of vertical III-V nanowire-channels on Si by selective-area epitaxy and demonstrations of high-performance III-V vertical surrounding-gate transistors with high-k dielectrics with an EOT of less than 1 nm, modulation doping technique, and challenges in steep subthreshold-slope switching using III-V nanowire/Si heterojunctions as building blocks for low power circuits.

引用

页数：4

共 50 条

[41] Performance Benchmarks for Si, III-V, TFET, and carbon nanotube FET - Re-thinking the Technology Assessment Methodology for Complementary Logic Applications
Wei, Lan
Oh, Saeroonter
Wong, H. -S. Philip
2010 INTERNATIONAL ELECTRON DEVICES MEETING - TECHNICAL DIGEST, 2010,
[42] RELAXED GEXSI1-X STRUCTURES FOR III-V INTEGRATION WITH SI AND HIGH MOBILITY 2-DIMENSIONAL ELECTRON GASES IN SI
FITZGERALD, EA
XIE, YH
MONROE, D
SILVERMAN, PJ
KUO, JM
KORTAN, AR
THIEL, FA
WEIR, BE
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1992, 10 (04): : 1807 - 1819
[43] High Yield Chip-on-wafer Low Temperature Plasma Activated Bonding for III-V/Si Hybrid Photonic Integration
Kikuchi, Takehiko
Bai, Liu
Mitarai, Takuya
Yagi, Hideki
Amemiya, Tomohiro
Nishiyama, Nobuhiko
Arai, Shigehisa
PROCEEDINGS OF 2019 6TH INTERNATIONAL WORKSHOP ON LOW TEMPERATURE BONDING FOR 3D INTEGRATION (LTB-3D), 2019, : 8 - 8
[44] Low Leakage III-V/Ge CMOS FinFET Design for High-Performance Logic Applications with High-κ Spacer Technology
Jang, Esan
Shin, Sunhae
Jeong, Jae Won
Kim, Kyung Rok
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2018, 18 (03) : 295 - 300
[45] High Mobility In0.53Ga0.47As MOSFETs With Steep Sub-Threshold Slope Achieved by Remote Reduction of Native III-V Oxides With Metal Electrodes
Yoshida, S.
Lin, H. C.
Vais, A.
Alian, A.
Franco, J.
El Kazzi, S.
Mols, Y.
Miyanami, Y.
Nakazawa, M.
Collaert, N.
Watanabe, H.
Thean, A.
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2017, 5 (06): : 480 - 484
[46] Generation of substrate-free III-V nanodisks from user-defined multilayer nanopillar arrays for integration on Si
Naureen, S.
Shahid, N.
Dev, A.
Anand, S.
NANOTECHNOLOGY, 2013, 24 (22)
[47] Performance Analysis of the Gate All Around Nanowire FET with Group III-V Compound Channel Materials and High-k Gate Oxides
Shandilya, Shashank
Madhu, Charu
Kumar, Vijay
TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS, 2023, 24 (03) : 228 - 234
[48] DC performance analysis of III-V/Si heterostructure double gate triple material PiN tunneling graphene nanoribbon FET circuits with quantum mechanical effects
Dutta, Ritam
Subash, T. D.
Paitya, Nitai
JOURNAL OF COMPUTATIONAL ELECTRONICS, 2021, 20 (02) : 855 - 863
[49] Nanoscale opening fabrication on Si (111) surface from SiO2 barrier for vertical growth of III-V nanowire arrays
Shi, Tuanwei
Wang, Xiaoye
Wang, Baojun
Wang, Wei
Yang, Xiaoguang
Yang, Wenyuan
Chen, Qing
Xu, Hongqi
Xu, Shengyong
Yang, Tao
NANOTECHNOLOGY, 2015, 26 (26)
[50] High-Performance 500 V Quasi- and Fully-Vertical GaN-on-Si pn Diodes
Zhang, Yuhao
Piedra, Daniel
Sun, Min
Hennig, Jonas
Dadgar, Armin
Yu, Lili
Palacios, Tomas
IEEE ELECTRON DEVICE LETTERS, 2017, 38 (02) : 248 - 251

← 1 2 3 4 5 →