Integration of III-V nanowires on Si: From high-performance vertical FET to steep-slope switch

被引：0

作者：

Tomioka, Katsuhiro ^{[1
]}

Yoshimura, Masatoshi ^{[1
]}

Nakai, Eiji ^{[1
]}

Ishizaka, Fumiya ^{[1
]}

Fukui, Takashi ^{[1
]}

机构：

[1] Hokkaido Univ, Grad Sch Informat Sci & Technol, Sapporo, Hokkaido 0608628, Japan

来源：

2013 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM) | 2013年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, we present recent progress in the integration of vertical III-V nanowire-channels on Si by selective-area epitaxy and demonstrations of high-performance III-V vertical surrounding-gate transistors with high-k dielectrics with an EOT of less than 1 nm, modulation doping technique, and challenges in steep subthreshold-slope switching using III-V nanowire/Si heterojunctions as building blocks for low power circuits.

引用

页数：4

共 50 条

[21] Performance, Analysis, and Modeling of III-V Vertical Nanowire MOSFETs on Si at Higher Voltages
Andric, Stefan
Kilpi, Olli-Pekka
Ram, Mamidala Saketh
Svensson, Johannes
Lind, Erik
Wernersson, Lars-Erik
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (06) : 3055 - 3060
[22] High Performance Epitaxially Grown III-V Membrane Lasers on Si
Fujii, Takuro
Takeda, Koji
Nishi, Hidetaka
Matsuo, Shinji
43RD EUROPEAN CONFERENCE ON OPTICAL COMMUNICATION (ECOC 2017), 2017,
[23] Design of high-quality reflectors for vertical III-V nanowire lasers on Si
Zhang, Xin
Yang, Hui
Zhang, Yunyan
Liu, Huiyun
NANOTECHNOLOGY, 2022, 33 (03)
[24] Performance Improvement of Si Pocket-Tunnel FET with Steep Subthreshold Slope and High ION/IOFF Ratio
Huang, Qianqian
Huang, Ru
Zhan, Zhan
Wu, Lei
Qiu, Yingxin
Wang, Yangyuan
2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 1124 - 1126
[25] High-performance III-V MOSFETs enabled by atomic layer deposition
Ye, Peide D.
2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1421 - 1424
[26] High-performance III-V photodetectors on a monolithic InP/SOI platform
Xue, Ying
Han, Yu
Tong, Yeyu
Yan, Zhao
Wang, Yi
Zhang, Zunyue
Tsang, Hon Ki
Lau, Kei May
OPTICA, 2021, 8 (09) : 1204 - 1209
[27] Large-Scale Monolithic Fabrication of III-V Vertical Nanowires on a Standard Si(100) Microelectronic Substrate
Lecestre, Aurelie
Martin, Mickael
Cristiano, Filadelfo
Baron, Thierry
Larrieu, Guilhem
ACS OMEGA, 2022, 7 (07): : 5836 - 5843
[28] A III–V nanowire channel on silicon for high-performance vertical transistors
Katsuhiro Tomioka
Masatoshi Yoshimura
Takashi Fukui
Nature, 2012, 488 : 189 - 192
[29] Uprooting defects to enable high-performance III-V optoelectronic devices on silicon
Bioud, Youcef A.
Boucherif, Abderraouf
Myronov, Maksym
Soltani, Ali
Patriarche, Gilles
Braidy, Nadi
Jellite, Mourad
Drouiri, Dominique
Ares, Richard
NATURE COMMUNICATIONS, 2019, 10 (1)
[30] High Alignment Tolerance III-V on Si Hybrid Integration Using A Reflective Slab Waveguide
Sun, Xiaochen
Liu, Yue
Li, Fuxin
Shao, Zhian
Li, Weichun
Huang, Ying
Jia, Linghui
Feng, Ningning
2016 IEEE 13TH INTERNATIONAL CONFERENCE ON GROUP IV PHOTONICS (GFP), 2016, : 168 - 169

← 1 2 3 4 5 →