A LOW-POWER ALL-DIGITAL PHASE MODULATOR PAIR FOR LINC TRANSMITTERS

被引：0

作者：

Tsai, Ping-Yuan ^{[1
]}

Chen, Tsan-Wen ^{[1
]}

Lee, Chen-Yi ^{[1
]}

机构：

[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu, Taiwan

来源：

2011 IEEE INTERNATIONAL SOC CONFERENCE (SOCC) | 2011年

关键词：

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

This paper presents a low-power all-digital phase modulator (PM) pair to generate constant-envelope signals for LINC transmitters. To reduce the power overhead, an open-loop delay line based phase shifter with a continuous locking scheme is adopted for the PM design. This design is implemented by 90 nm CMOS technology with active area of 0.1892 mm(2). The PM provides 8-bit resolution with RMS error 0.33 degrees at IF frequency 80 MHz, and the power consumption is only 885 uW with 1.0 V supply voltage. Considering a 64-QAM OFDM system, the EVM of -31.87 dB can be achieved by using the proposed PM pair.

引用

页码：48 / 51

页数：4

共 50 条

[31] All-Digital RF I/Q Modulator
Alavi, Morteza S.
Staszewski, Robert Bogdan
de Vreede, Leo C. N.
Visweswaran, Akshay
Long, John R.
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2012, 60 (11) : 3513 - 3526
[32] Modeling of Reference Injection based Low-Power All-Digital Phase-Locked Loop for Bluetooth Low-Energy Applications in LabVIEW
Rehman, Muhammad Riaz Ur
Ahmad, Nabeel
Ali, Hnran
Oh, Seong-Jin
Hejaz, Arash
Lee, Kang-Yoon
15TH INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD 2018), 2018, : 281 - 283
[33] A low-power high-rate modulator for ultra-wideband transmitters
Salehi, Mehdi
Nabavi, Abdolreza
Ghadimi, Nader
2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, : 1216 - +
[34] All-digital A/D converter TAD with high-resolution and low-power for sensor/RF digitization
Takamoto Watanabe
Tomohito Terasawa
Analog Integrated Circuits and Signal Processing, 2013, 77 : 449 - 457
[35] All-Digital A/D Converter TAD for High-Resolution and Low-Power Sensor/RF Interface
Watanabe, Takamoto
Terasawa, Tomohito
2012 19TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2012, : 197 - 200
[36] Low-Power All-Digital ΔΣ TDC with Bi-directional Gated Delay Line Time Integrator
Park, Young Jun
Yuan, Fei
2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2017, : 679 - 682
[37] Design of a Low-Power Linear SAR-Based All-Digital Delay-Locked Loop
Quchani, Mohammadreza Esmaeilpour
Maymandi-Nejad, Mohammad
2019 27TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE 2019), 2019, : 118 - 124
[38] A Voltage-Scalable Low-Power All-Digital Temperature Sensor for On-Chip Thermal Monitoring
Ku, Chia-Yuan
Liu, Tsung-Te
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (10) : 1658 - 1662
[39] All-digital A/D converter TAD with high-resolution and low-power for sensor/RF digitization
Watanabe, Takamoto
Terasawa, Tomohito
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 77 (03) : 449 - 457
[40] The Design of All-Digital Polar Transmitter Based on ADPLL and Phase Synchronized ΔΣ Modulator
Chen, Jian
Rong, Liang
Jonsson, Fredrik
Yang, Geng
Zheng, Li-Rong
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (05) : 1154 - 1164

← 1 2 3 4 5 →