A LOW-POWER ALL-DIGITAL PHASE MODULATOR PAIR FOR LINC TRANSMITTERS

被引：0

作者：

Tsai, Ping-Yuan ^{[1
]}

Chen, Tsan-Wen ^{[1
]}

Lee, Chen-Yi ^{[1
]}

机构：

[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu, Taiwan

来源：

2011 IEEE INTERNATIONAL SOC CONFERENCE (SOCC) | 2011年

关键词：

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

This paper presents a low-power all-digital phase modulator (PM) pair to generate constant-envelope signals for LINC transmitters. To reduce the power overhead, an open-loop delay line based phase shifter with a continuous locking scheme is adopted for the PM design. This design is implemented by 90 nm CMOS technology with active area of 0.1892 mm(2). The PM provides 8-bit resolution with RMS error 0.33 degrees at IF frequency 80 MHz, and the power consumption is only 885 uW with 1.0 V supply voltage. Considering a 64-QAM OFDM system, the EVM of -31.87 dB can be achieved by using the proposed PM pair.

引用

页码：48 / 51

页数：4

共 50 条

[21] All-digital DPWM/DPFM controller for low-power DC-DC converters
Wang, K
Rahman, N
Lukic, Z
Prodic, A
APEC 2006: TWENTY-FIRST ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, VOLS 1-3, 2006, : 719 - 723
[22] A Low-Power All-Digital on-Chip CMOS Oscillator for a Wireless Sensor Node
Sheng, Duo
Hong, Min-Rong
SENSORS, 2016, 16 (10)
[23] All-Digital implementation of an FM modulator
Andreevna, Tcelishcheva Marina
Sergeevich, Polovnikov Alexander
Romanovich, SnurnitsinVasiliy
2014 12TH INTERNATIONAL CONFERENCE ON ACTUAL PROBLEMS OF ELECTRONICS INSTRUMENT ENGINEERING (APEIE), 2014,
[24] An all-digital low-power, low-frequency GRO-based time to digital converter for biomedical applications
Zafarkhah, Elnaz
Zare, Maryam
Anzabi-Nezhad, Nima S.
Sohrabi, Zahra
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2024, 119 (02) : 297 - 307
[25] An all-digital low-power, low-frequency GRO-based time to digital converter for biomedical applications
Elnaz Zafarkhah
Maryam Zare
Nima S. Anzabi-Nezhad
Zahra Sohrabi
Analog Integrated Circuits and Signal Processing, 2024, 119 : 297 - 307
[26] A LOW POWER TIME-TO-DIGITAL CONVERTER FOR ALL-DIGITAL PHASE-LOCKED LOOP
Yu Guangming Wang YuYang Huazhong (Department of Electronic Engineering
JournalofElectronics(China), 2011, 28 (03) : 402 - 408
[27] Low-complexity bandwidth-configurable all-digital modulator
Lu, Yingying
Pan, Changyong
Peng, Kewu
Qinghua Daxue Xuebao/Journal of Tsinghua University, 2009, 49 (08): : 1193 - 1196
[28] A Sub-mW All-Digital Signal Component Separator With Branch Mismatch Compensation for OFDM LINC Transmitters
Chen, Tsan-Wen
Tsai, Ping-Yuan
Yu, Jui-Yuan
Lee, Chen-Yi
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (11) : 2514 - 2523
[29] A high precision all-digital phase-locked loop with low power and low jitter
Chow, Hwang-Cherng
Su, Chung-Hsin
PROCEEDINGS OF THE FOURTH IASTED INTERNATIONAL CONFERENCE ON CIRCUITS, SIGNALS, AND SYSTEMS, 2006, : 47 - +
[30] NEW UNIVERSAL ALL-DIGITAL CPM MODULATOR
KOPTA, A
BUDISIN, S
JOVANOVIC, V
IEEE TRANSACTIONS ON COMMUNICATIONS, 1987, 35 (04) : 458 - 462

← 1 2 3 4 5 →