A LOW-POWER ALL-DIGITAL PHASE MODULATOR PAIR FOR LINC TRANSMITTERS

被引：0

作者：

Tsai, Ping-Yuan ^{[1
]}

Chen, Tsan-Wen ^{[1
]}

Lee, Chen-Yi ^{[1
]}

机构：

[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu, Taiwan

来源：

2011 IEEE INTERNATIONAL SOC CONFERENCE (SOCC) | 2011年

关键词：

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

This paper presents a low-power all-digital phase modulator (PM) pair to generate constant-envelope signals for LINC transmitters. To reduce the power overhead, an open-loop delay line based phase shifter with a continuous locking scheme is adopted for the PM design. This design is implemented by 90 nm CMOS technology with active area of 0.1892 mm(2). The PM provides 8-bit resolution with RMS error 0.33 degrees at IF frequency 80 MHz, and the power consumption is only 885 uW with 1.0 V supply voltage. Considering a 64-QAM OFDM system, the EVM of -31.87 dB can be achieved by using the proposed PM pair.

引用

页码：48 / 51

页数：4

共 50 条

[1] A High-Linearity and High-Resolution All-Digital Phase Modulator With Calibration Algorithm for LINC Transmitters
Wang, Yang
Xie, Linlin
Qiao, Shushan
2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 120 - 122
[2] An all-digital low-power IF GPS synchronizer
Namgoong, W
Reader, S
Meng, TH
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (06) : 856 - 864
[3] A Low-Power All-Digital PLL Architecture Based on Phase Prediction
Zhuang, Jingcheng
Staszewski, Robert Bogdan
2012 19th IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2012, : 797 - 800
[4] An all-digital low-power structural health monitoring system
Kim, Jina
Grisso, Benjamin L.
Ha, Dong S.
Inman, Daniel J.
2007 IEEE CONFERENCE ON TECHNOLOGIES FOR HOMELAND SECURITY: ENHANCING CRITICAL INFRASTRUCTURE DEPENDABILITY, 2007, : 123 - +
[5] A 2.4-GHz Low-Power All-Digital Phase-Locked Loop
Xu, Liangge
Lindfors, Saska
Stadius, Kari
Ryynanen, Jussi
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (08) : 1513 - 1521
[6] A low-power all-digital FSK receiver for space applications
Grayver, E
Daneshrad, B
IEEE TRANSACTIONS ON COMMUNICATIONS, 2001, 49 (05) : 911 - 921
[7] A 2.4-GHz Low-Power All-Digital Phase-Locked Loop
Xu, Liangge
Lindfors, Saska
Stadius, Kari
Ryynanen, Jussi
PROCEEDINGS OF THE IEEE 2009 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2009, : 331 - 334
[8] Tunable Delta-Sigma Modulator for Agile All-Digital Transmitters
Dinis, Daniel C.
Cordeiro, R. F.
Oliveira, Arnaldo S. R.
Vieira, Jose
2016 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2016,
[9] Low-Power All-Digital Multiphase DLL Design Using a Scalable Phase-to-Digital Converter
Angeli, Nico
Hofmann, Klaus
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (04) : 1158 - 1168
[10] An improved phase digitization mechanism for fast-locking low-power all-digital PLLs
Xie, Lin-lin
Wang, Yang
Qiao, Shu-shan
Hei, Yong
IEICE ELECTRONICS EXPRESS, 2017, 14 (21):

← 1 2 3 4 5 →