Wide-range harmonic lock detector with real-time delay measurement of delay-locked loop

被引：1

作者：

Kim, Sangseob ^{[1
]}

Hyoung, Chang-Hee ^{[1
]}

Park, Kyoung-Hwan ^{[1
]}

机构：

[1] Elect & Telecommun Res Inst, SW SOC Convergence Res Lab, Taejon 305700, South Korea

来源：

ELECTRONICS LETTERS | 2015年 / 51卷 / 02期

关键词：

delay lock loops; CMOS integrated circuits; phase detectors; UHF integrated circuits; frequency 25 MHz to 500 MHz; CMOS technology; HLD; external reset control; delay indicators; DLL; delay-locked loop; real-time delay measurement; wide-range harmonic lock detector;

D O I：

10.1049/el.2014.3749

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A new robust harmonic lock detector (HLD) suitable for a wide-range delay-locked loop (DLL) is presented. This detector is composed of some delay indicators measuring the total delay of the DLL in real time, and it can detect the harmonic lock for a wide frequency range close to 1-20 times higher than the minimum frequency. Owing to its seamless operation without any initialising process using external reset control, it can ensure reliable lock detection despite some unusual conditions, such as frequency change, electrical surge input or power-ground fluctuation. The proposed HLD and the DLL were designed in 0.13 mu m CMOS technology, and the simulation results showed the exact harmonic lock detection and reliable DLL locking properties over the whole frequency range from 25 to 500 MHz of the input clock.

引用

页码：136 / 137

页数：2

共 50 条

[41] 3RD-ORDER DELAY-LOCKED LOOP - MEAN TIME TO LOSE LOCK AND OPTIMAL PARAMETERS
WELTI, AL
BERNHARD, UP
BOBROVSKY, BZ
IEEE TRANSACTIONS ON COMMUNICATIONS, 1995, 43 (09) : 2540 - 2550
[42] A Fast-Locking Wide-Range All-Digital Delay-Locked loop with a Starting SAR-Bit Prediction Mechanism
Yao, Chia-Yu
Ho, Yung-Hsiang
2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
[43] Low-power and wide-band delay-locked loop with switching delay line
Rezaeian, Adel
Ardeshir, Gholamreza
Gholami, Mohammad
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2018, 46 (12) : 2189 - 2201
[44] A Fast-Locking Wide-Range All-Digital Delay-Locked loop with a Starting SAR-Bit Prediction Mechanism
Yao, Chia-Yu
Ho, Yung-Hsiang
2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
[45] A wide frequency range delay-locked loop using multi-phase frequency detection technique
Lee, KY
IEICE TRANSACTIONS ON ELECTRONICS, 2005, E88C (09) : 1900 - 1902
[46] A Fast-Lock Low-Power Subranging Digital Delay-Locked Loop
Chen, Hsin-Shu
Lin, Jyun-Cheng
IEICE TRANSACTIONS ON ELECTRONICS, 2010, E93C (06) : 855 - 860
[47] Vector Delay and Frequency Lock Loop in a Real-time Hardware Environment
Dietmayer, Katrin
Garzia, Fabio
Overbeck, Matthias
Felber, Wolfgang
PROCEEDINGS OF THE 33RD INTERNATIONAL TECHNICAL MEETING OF THE SATELLITE DIVISION OF THE INSTITUTE OF NAVIGATION (ION GNSS+ 2020), 2020, : 2858 - 2866
[48] Analytical Computation of Mean Time to Lose Lock for Langevin Delay-Locked Loops
Groh, Ingmar
Gentner, Christian
Selva, Jesus
IEEE TRANSACTIONS ON COMMUNICATIONS, 2012, 60 (11) : 3491 - 3498
[49] Design of delay-locked loop (DLL) with low jitter and high lose lock time in UWB-IR system
Zhang, Weihua
Shen, Hanbing
Bai, Zhiquan
Kwak, Kyung Sup
2006 ASIA-PACIFIC CONFERENCE ON COMMUNICATION, VOLS 1 AND 2, 2006, : 796 - +
[50] A WIDE-RANGE VARIABLE TIME-DELAY CIRCUIT
PADDAN, PS
ELECTRONIC ENGINEERING, 1981, 53 (648): : 23 - 23

← 1 2 3 4 5 →