Wide-range harmonic lock detector with real-time delay measurement of delay-locked loop

被引：1
|
作者：
Kim, Sangseob [1 ]
Hyoung, Chang-Hee [1 ]
Park, Kyoung-Hwan [1 ]
机构：
[1] Elect & Telecommun Res Inst, SW SOC Convergence Res Lab, Taejon 305700, South Korea
来源：
ELECTRONICS LETTERS | 2015年 / 51卷 / 02期
关键词：
delay lock loops; CMOS integrated circuits; phase detectors; UHF integrated circuits; frequency 25 MHz to 500 MHz; CMOS technology; HLD; external reset control; delay indicators; DLL; delay-locked loop; real-time delay measurement; wide-range harmonic lock detector;
D O I：
10.1049/el.2014.3749
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A new robust harmonic lock detector (HLD) suitable for a wide-range delay-locked loop (DLL) is presented. This detector is composed of some delay indicators measuring the total delay of the DLL in real time, and it can detect the harmonic lock for a wide frequency range close to 1-20 times higher than the minimum frequency. Owing to its seamless operation without any initialising process using external reset control, it can ensure reliable lock detection despite some unusual conditions, such as frequency change, electrical surge input or power-ground fluctuation. The proposed HLD and the DLL were designed in 0.13 mu m CMOS technology, and the simulation results showed the exact harmonic lock detection and reliable DLL locking properties over the whole frequency range from 25 to 500 MHz of the input clock.
引用
收藏
页码：136 / 137
页数：2
相关论文
共 50 条
  • [1] A wide-range delay-locked loop with a new lock-detect circuit
    Ghaffari, A.
    Abrishamifar, A.
    2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, : 1168 - 1171
  • [2] A wide-range delay-locked loop with a fixed latency of one clock cycle
    Chang, HH
    Lin, JW
    Yang, CY
    Liu, SI
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (08) : 1021 - 1027
  • [3] A CMOS delay-locked loop based frequency multiplier for wide-range operation
    Weng, Ro-Min
    Su, Tung-Hui
    Liu, Chuan-Yu
    Kuo, Yue-Fang
    2005 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, PROCEEDINGS, 2005, : 419 - 422
  • [4] A 250-MHz-2-GHz wide-range delay-locked loop
    Kim, BG
    Kim, LS
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (06) : 1310 - 1321
  • [5] A wide-range and fixed latency of one clock cycle delay-locked loop
    Chang, HH
    Lin, JW
    Liu, SI
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, PROCEEDINGS, 2002, : 675 - 678
  • [6] A novel false lock detection technique for a wide frequency range delay-locked loop
    Aibara, Y
    Imaizumi, E
    Takagishi, H
    Matsuura, T
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2006, E89A (02) : 385 - 390
  • [7] A fast-lock wide-range delay-locked loop using frequency-range selector for multiphase clock generator
    Cheng, Kuo-Hsing
    Lo, Yu-Lung
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (07) : 561 - 565
  • [8] A Wide-Range All-Digital Delay-Locked Loop Using Fast-Lock Variable SAR Algorithm
    Chen, Wei-Cheng
    Yang, Rong-Jyi
    Yao, Chia-Yu
    Chen, Chao-Chyun
    IEEE INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATIONS SYSTEMS (ISPACS 2012), 2012,
  • [9] A mixed-mode delay-locked loop for wide-range operation and multiphase outputs
    Cheng, KH
    Lo, YL
    Yu, WF
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II: COMMUNICATIONS-MULTIMEDIA SYSTEMS & APPLICATIONS, 2003, : 196 - 199
  • [10] A wide-range multiphase delay-locked loop using mixed-mode VCDLs
    Yang, RJ
    Liu, SI
    IEICE TRANSACTIONS ON ELECTRONICS, 2005, E88C (06) : 1248 - 1252
12345