Joint Rewriting and Error Correction in Write-Once Memories

被引：0

作者：

Jiang, Anxiao ^{[1
]}

Li, Yue ^{[1
]}

Gad, Eyal En ^{[2
]}

Langberg, Michael ^{[2
,3
]}

Bruck, Jehoshua ^{[2
]}

机构：

[1] Texas A&M Univ, Dept Comp Sci & Engn, College Stn, TX 77843 USA

[2] CALTECH, Dept Elect Engn, Pasadena, CA 91125 USA

[3] Open Univ Israel, Dept Math & Comp Sci, IL-43107 Raanana, Israel

来源：

2013 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY PROCEEDINGS (ISIT) | 2013年

关键词：

CODES; CAPACITY;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

Both rewriting and error correction are important technologies for non-volatile memories, especially flash memories. However, coding schemes that combine them have been limited. This paper presents a new coding scheme that combines rewriting and error correction for the write-once memory model. Its construction is based on polar codes, and it supports any number of rewrites and corrects a substantial number of errors. The code is analyzed for the binary symmetric channel, and experimental results verify its performance. The results can be extended to multi-level cells and more general noise models.

引用

页码：1067 / +

页数：2

共 30 条

[21] Efficient Implementations of 4-Bit Burst Error Correction for Memories [J].

Li, Jiaqiang ;

Xiao, Liyi ;

Reviriego, Pedro ;

Zhang, Rongsheng .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2018, 65 (12) :2037-2041

[22] Error Correction and Detection for Computing Memories Using System Side Information [J].

Schoeny, Clayton ;

Alam, Irina ;

Gottscho, Mark ;

Gupta, Puneet ;

Dolecek, Lara .

2018 IEEE INFORMATION THEORY WORKSHOP (ITW), 2018, :405-409

[23] Error correction improvement based on weak-bit-flipping for resistive memories [J].

Gherman, Valentin ;

Ciampolini, Lorenzo ;

Evain, Samuel ;

Ricavy, Sebastien .

MICROELECTRONICS RELIABILITY, 2022, 136

[24] An Error Correction Method for Neighborhood-Level Errors in NAND Flash Memories [J].

Kotaki, Shohei ;

Kitakami, Masato .

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2017, E100A (02) :653-662

[25] Double Adjacent Error Correction Codes for Ultra-Fast Cache Memories [J].

Ahmed, Rabah Abood ;

Samsudin, Khairulmizam .

IEEE ACCESS, 2025, 13 :36626-36636

[26] Enhanced Positional SECDED: Achieving Maximal Double-Error Correction in Racetrack Memories [J].

Abdullah, Hafiz Muhammad ;

Fayyaz, Ubaid Ullah ;

Mahmood, Tayyeb ;

Hong, Seokin .

IEEE TRANSACTIONS ON MAGNETICS, 2024, 60 (03) :1-10

[27] Error Correction for TLC and QLC NAND Flash Memories Using Cell-Wise Encoding [J].

Bailon, Daniel Nicolas ;

Thiers, Johann-Philipp ;

Freudenberger, Jurgen .

ELECTRONICS, 2022, 11 (10)

[28] Protecting Large Word Size Memories against MCUs with 3-bit Burst Error Correction [J].

Li, Jiaqiang ;

Reviriego, Pedro ;

Xiao, Liyi ;

Klockmann, Alexander .

2019 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2019,

[29] Joint Crosstalk-Avoidance and Error-Correction Coding for Parallel Data Buses [J].

Niesen, Urs ;

Kudekar, Shrinivas .

IEEE TRANSACTIONS ON INFORMATION THEORY, 2019, 65 (03) :1626-1638

[30] Symbol Insertion: A Low-Complexity Joint Peak Power Reduction and Forward Error Correction for Single-Carrier Systems [J].

Tanahashi, Makoto ;

Ochiai, Hideki .

IEEE TRANSACTIONS ON COMMUNICATIONS, 2010, 58 (11) :3244-3253

← 1 2 3 →