A Novel Approach to Optimizing Solder Reflow Process in Assembling PQFN Packages

被引:0
作者
Yu, Youmin [1 ]
Su, Y. Q. [1 ]
Yao, S. A. [1 ]
Jiang, Y. W. [1 ]
Wang, Sonder [1 ]
机构
[1] Freescale Semicond China Ltd, Xiqing Econ Dev Area, Tianjin 300385, Peoples R China
来源
IPACK 2009: PROCEEDINGS OF THE ASME INTERPACK CONFERENCE 2009, VOL 1 | 2010年
关键词
D O I
暂无
中图分类号
TH [机械、仪表工业];
学科分类号
0802 ;
摘要
Solder void is a common defect during assembling Power Quad Flat No-lead (PQFN) packages. It is detrimental to the packages' feature of good power management and reliability performance and needs to be controlled within certain specification. Reflow process is well considered as critical to the solder void formation for a given solder paste. The transport index of reflow oven, which determines how solder paste are reflowed through solder reflowing process within the reflow oven, has therefore been optimized by a novel approach in this study. The underlying principle of the optimization is to find such a transport index that solder paste have a best possibility to experience homogeneous heat transfer during reflow phase of the whole reflow process. Different from the traditionally experimental trial and error, the present approach first predicts A the optimal transport index by calculating the relative locations of lead frame (solder paste are dispensed on it) to the heating blocks of the reflow oven and the amount of heat input at different locations on the lead frame during the reflow phase. Then only necessary experiments are conducted to validate the prediction. As the theoretic calculations already screen out part of experiments that have to be conducted in the traditional trial and error, the present approach saves time and cost in practice.
引用
收藏
页码:329 / 334
页数:6
相关论文
共 50 条
  • [41] Characterization of a No-Flow underfill encapsulant during the solder reflow process
    Wong, CP
    Baldwin, D
    Vincent, MB
    Fennell, B
    Wang, LJ
    Shi, SH
    48TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1998 PROCEEDINGS, 1998, : 1253 - 1259
  • [42] Low-temperature Assembling Process with Nanoscaled Solder Layers
    Novikov, Andrej
    Holzhueter, Gerd
    Nowottnick, Mathias
    2012 12TH IEEE CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO), 2012,
  • [43] N Alternative Process for Assembling Electronic Products without Solder
    Fjelstad, Joseph
    Advancing Microelectronics, 2009, 36 (04): : 18 - 21
  • [44] A novel approach for optimizing the natural gas liquefaction process
    Manassaldi, Juan I.
    Incer-Valverde, Jimena
    Morosuk, Tatiana
    Mussati, Sergio F.
    CHEMICAL ENGINEERING RESEARCH & DESIGN, 2024, 202 : 489 - 505
  • [45] A Novel Temporary Adhesive for Solder Ball Attachment in Fluxless Reflow System
    Sheng, Ruei-Ying
    Chen, Chen-Yi
    Chen, Hsiang-Chuan
    Wang, Chang-Meng
    2017 12TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2017, : 66 - 69
  • [46] Intermetallic compounds formed during the reflow of In-49Sn solder ball-grid array packages
    Chuang, TH
    Chang, SY
    Tsao, LC
    Weng, WP
    Wu, HM
    JOURNAL OF ELECTRONIC MATERIALS, 2003, 32 (03) : 195 - 200
  • [47] Intermetallic compounds formed during the reflow of In-49Sn solder ball-grid array packages
    T. H. Chuang
    S. Y. Chang
    L. C. Tsao
    W. P. Weng
    H. M. Wu
    Journal of Electronic Materials, 2003, 32 : 195 - 200
  • [48] Novel process for solder deposition
    Godin, Rick
    Pearson, Scott
    Lasky, Ron
    Surface mount technology, 1997, 11 (01):
  • [49] Solder Joints Properties as Function of Multiple Reflow Vapor Phase Soldering Process
    Branzei, Mihai
    Plotog, Ioan
    Miculescu, Florin
    Varzaru, Gaudentiu
    Svasta, Paul
    Thumm, Andreas
    2012 35TH INTERNATIONAL SPRING SEMINAR ON ELECTRONICS TECHNOLOGY (ISSE 2012): POWER ELECTRONICS, 2012, : 155 - 160
  • [50] Sagging phenomenon of micro-solder joints fabricated by laser reflow process
    Liu, Wei
    Wang, Chunqing
    Tian, Yanhong
    Kong, Lingchao
    ICEPT: 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING TECHNOLOGY, PROCEEDINGS, 2007, : 375 - 379