8-Channels High-Resolution TDC in FPGA

被引：0
|
作者：
Lusardi, Nicola [1 ]
Geraci, Angelo [1 ]
机构：
[1] Politecn Milan, DEIB, Via Golgi 40, I-20133 Milan, MI, Italy
来源：
2015 IEEE NUCLEAR SCIENCE SYMPOSIUM AND MEDICAL IMAGING CONFERENCE (NSS/MIC) | 2015年
关键词：
D O I：
暂无
中图分类号：
R8 [特种医学]; R445 [影像诊断学];
学科分类号：
1002 ; 100207 ; 1009 ;
摘要：
In this contribution we presented the implementation of a tapped-delay-line (TDL) TDC with 8-channels in a Xilinx Kintex-7 FPGA device with r.m.s. value of the resolution around 20 ps. Main features of the instrument are the resource-saving and low-power architecture, the presence of an edge detector able to sense the position of the transition propagating along the delay line within one clock cycle, the interface through a USB 3.0 communication gate.
引用
收藏
页数：2
相关论文
共 50 条
  • [1] Single-Chain 4-Channels High-Resolution Multi-hit TDC in FPGA
    Lusardi, N.
    Luciani, M.
    Geraci, A.
    2016 IEEE NUCLEAR SCIENCE SYMPOSIUM, MEDICAL IMAGING CONFERENCE AND ROOM-TEMPERATURE SEMICONDUCTOR DETECTOR WORKSHOP (NSS/MIC/RTSD), 2016,
  • [2] Design of a multi-channel high-resolution TDC based on FPGA
    Huang, S.
    He, Z.
    Wen, X.
    Li, X.
    Ma, Q.
    Zheng, B.
    Xu, X.
    Yin, Z.
    JOURNAL OF INSTRUMENTATION, 2022, 17 (07):
  • [3] A High-Resolution TDC Implemented in a 90nm Process FPGA
    Lai, Jinmei
    Luo, Yanquan
    Shao, Qi
    Bao, Lichun
    Liu, Xueling
    2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
  • [4] A HIGH-RESOLUTION TDC SUBSYSTEM
    GEIGES, R
    MERLE, K
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1994, 41 (01) : 232 - 235
  • [5] A HIGH-RESOLUTION TDC IN TKO BOX SYSTEM
    SASAKI, O
    TANIGUCHI, T
    OHSKA, TK
    KURASHIGE, H
    TANIGUCHI, T
    OHSKA, TK
    KURASHIGE, H
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1988, 35 (01) : 342 - 345
  • [6] Low-Cost FPGA TDC With High Resolution and Density
    Zheng, Jiajun
    Cao, Ping
    Jiang, Di
    An, Qi
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2017, 64 (06) : 1401 - 1408
  • [7] A Multichannel High-Resolution (<5 ps RMS between two channels) Time-to-Digital Converter (TDC) Implemented in a Field Programmable Gate Array (FPGA)
    Bayer, Eugen
    Zipf, Peter
    Traxler, Michael
    2011 IEEE NUCLEAR SCIENCE SYMPOSIUM AND MEDICAL IMAGING CONFERENCE (NSS/MIC), 2011, : 876 - 879
  • [8] A High Resolution FPGA-based Merged Delay Line TDC with Nonlinearity Calibration
    Chen, Yuan-Ho
    2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 2432 - 2435
  • [9] Multi-Step and High-Resolution Vernier-Based TDC Architecture
    Rashdan, Mostafa
    2017 29TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS (ICM), 2017, : 29 - 32
  • [10] A HIGH-RESOLUTION AND FAST TDC FOR SENSITIVE POSITION GAS-FILLED DETECTORS
    CHEMLOUL, M
    COMPARAT, V
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 1995, 355 (2-3): : 532 - 536
12345