The BXI Interconnect architecture

被引：60

作者：

Derradji, Said ^{[1
]}

Palfer-Sollier, Thibaut ^{[1
]}

Panziera, Jean-Pierre ^{[1
]}

Poudes, Axel ^{[1
]}

Wellenreiter, Francois ^{[1
]}

机构：

[1] Atos, Les Clayes Sous Bois, France

来源：

PROCEEDINGS 2015 IEEE 23RD ANNUAL SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS - HOTI 2015 | 2015年

关键词：

Interconnect technologies; high performance computing; parallel and scalable system architecture;

D O I：

10.1109/HOTI.2015.15

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

BXI, Bull eXascale Interconnect, is the new interconnection network developed by Atos for High Performance Computing. In this paper, we first present an overview of the BXI network. The BXI network is designed and optimized for HPC workloads at very large scale. It is based on the Portals 4 protocol and permits a complete offload of communication primitives in hardware, thus enabling independent progress of computation and communication. We then describe the two BXI ASIC components, the network interface and the BXI switch, and the BXI software environment. We finally explain how the Bull exascale platform integrates BXI to build a large scale parallel system and we give some performance estimations.

引用

页码：18 / 25

页数：8

共 9 条

[1]

Ahn Jung Hon, HYPERX TOPOLOGY ROUT

[2]

Ajima Y., 2014, INT IEEE ACM C HIGH

[3]

[Anonymous], P 9 INT PAR PROC S

[4]

[Anonymous], IEEE ACM INT C HIGH

[5]

Brightwell Ron, 2012, IEEE 20 ANN S HIGH P

[6]

Faanes G, 2012, INT CONF HIGH PERFOR

[7]

KIM J., 2008, P 35 INT S COMP ARCH

[8]

Kim John, 2007, SIGARCH COMPUT ARCHI

[9] COMB: A portable benchmark suite for assessing MPI overlap [J].

Lawry, W ;

Wilson, C ;

Maccabe, AB ;

Brightwell, R .

2002 IEEE INTERNATIONAL CONFERENCE ON CLUSTER COMPUTING, PROCEEDINGS, 2002, :472-475

← 1 →