Macro-modeling for the compact simulation of single electron transistor using SIMPLORER

被引:6
作者
Troudi, M. [1 ]
Sghaier, Na. [2 ,3 ]
Boubaker, A. [1 ]
Souifi, A. [3 ]
Kalboussi, A. [1 ]
机构
[1] Fac Sci Monastir, Lab Microelect & Instrumentat UR 03 12 04, Monastir, Tunisia
[2] Inst Nat Ingn Nabeul, Equipe Elect UR 99 1322, Merazka 8000, Tunisia
[3] Inst Natl Sci Appl, Inst NAnotechnol Lyon INSA, F-69621 Villeurbanne, France
关键词
single electron transistor (SET); macro-model; SIMPLORER; quantizer; coulomb blockade;
D O I
10.1016/j.mejo.2007.09.007
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper we present analog and digital studies of the single electron transistor (SET), in which only one electron at the time is transferred through the circuit. In the first part of this paper, we show numerical simulations of fundamental characteristics of SET using MATLAB. As a second part of this work we develop a closely example of macro-model of SET using SIMPLORER. Our idea to concept this macro-model was based on the quantification of the output signal on the island level. In order to obtain a quantified output signal on the island we have modeled a quantum dots as a quantizer bloc. This signal quantified was correlated to the energy levels. This description of a model let us to valid our conception and to value the impact of quantizer bloc on the output response of the SET. (C) 2007 Elsevier Ltd. All rights reserved.
引用
收藏
页码:1156 / 1160
页数:5
相关论文
共 30 条
[21]   Analysis and Modeling of Fullerene Single Electron Transistor Based on Quantum Dot Arrays at Room Temperature [J].
Hosseini, Vahideh Khadem ;
Ahmadi, Mohammad Taghi ;
Ismail, Razali .
JOURNAL OF ELECTRONIC MATERIALS, 2018, 47 (08) :4799-4806
[22]   Static and Dynamic Modeling of Single-Electron Memory for Circuit Simulation [J].
Xuan, Wei ;
Beaumont, Arnaud ;
Guilmain, Marc ;
Bounouar, Mohamed-Amine ;
Baboux, Nicolas ;
Etzkorn, James ;
Drouin, Dominique ;
Calmon, Francis .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (01) :212-220
[23]   Investigation on characteristics of Monte Carlo model of single electron transistor using Orthodox theory [J].
Singh, Ngangbam Phalguni ;
Suman, Shruti ;
Ramachandran, Thandaiah Prabu ;
Sharma, Tripti ;
Raja, Selvakumar ;
Rangasamy, Rajasekar ;
Parasuraman, Manikandan ;
Sengan, Sudhakar .
SUSTAINABLE ENERGY TECHNOLOGIES AND ASSESSMENTS, 2021, 48
[24]   A simple digital-to-analog conversion technique using single-electron transistor [J].
Ahn, SJ ;
Kim, DM .
IEICE TRANSACTIONS ON ELECTRONICS, 1998, E81C (04) :608-611
[25]   Coulomb blockade memory using integrated single-electron transistor/metal-oxide-semiconductor transistor gain cells [J].
Durrani, ZAK ;
Irvine, AC ;
Ahmed, H .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (12) :2334-2339
[26]   Design And Implementation Of Binary And Quaternary Low Power Selective Circuit Using Single Electron Transistor [J].
Raut, Vaishali ;
Dakhole, P. K. .
2015 INTERNATIONAL CONFERENCE ON CONTROL, INSTRUMENTATION, COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES (ICCICCT), 2015, :121-126
[27]   QUANTUM PHYSICS BASED ANALYTICAL MODELING OF DRAIN CURRENT OF SINGLE ELECTRON TRANSISTOR WITH ISLAND MADE OF ZIGZAG-TUNGSTEN DISULFIDE NANORIBBON [J].
Bera, Milan K. .
EAST EUROPEAN JOURNAL OF PHYSICS, 2020, (04) :21-27
[28]   MODELING AND CHARACTERIZATION OF MAJORITY (MAJ) TYPE SINGLE-ELECTRON FULL ADDER USING SIMON [J].
Hashim, Abdul Manaf ;
Murugiah, Gugeneshwaran .
JURNAL TEKNOLOGI, 2008, 49
[29]   Design And Implementation Of Four Bit Arithmetic And Logic Unit Using Hybrid Single Electron Transistor And Mosfet At 120nm Technology [J].
Raut, Vaishali ;
Dakhole, P. K. .
2015 INTERNATIONAL CONFERENCE ON PERVASIVE COMPUTING (ICPC), 2015,
[30]   Study of single-electron tunneling oscillations using monte-carlo based modeling algorithms to a capacitive slanted two-dimensional array of tunnel junctions [J].
Habbani N.F. ;
Babikir S.F. .
AIMS Electronics and Electrical Engineering, 2021, 5 (01) :55-67