An integrated fault-tolerant design framework for VLIW processors

被引:13
作者
Chen, YY [1 ]
Horng, SJ [1 ]
Lai, HC [1 ]
机构
[1] Chung Hua Univ, Dept Comp Engn, Hsinchu, Taiwan
来源
18TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS | 2003年
关键词
D O I
10.1109/DFTVS.2003.1250155
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this study, a fault-tolerant design framework of VLIW processor is proposed. Specifically, this paper concentrates on the issue of dependable data path design. We first use three identical functional modules in the data paths to demonstrate our fault-tolerant technique. Basically, we add one spare module in this illustration and refine on the concepts of triple modular redundancy and comparison to achieve fault detection, fault location and error recovery. A real-time error recovery process is developed to conquer the faults. Hardware architecture and its implementation in VHDL are presented. The analysis of hardware overhead and performance degradation is conducted to validate our scheme. We show that the proposed scheme can be easily extended to data paths, which contains more than three identical functional modules. In addition, for a specific number of identical modules, the fault-tolerant framework provides a design choice among several feasible solutions in terms of hardware overhead, performance degradation and dependability requirements. Finally, hardware overhead and performance degradation of the proposed technique decreases while the number of identical modules increases in the data path of VLIW processors.
引用
收藏
页码:555 / 562
页数:8
相关论文
共 17 条
  • [1] A software methodology for detecting hardware faults in VLIW data paths
    Bolchini, C
    Salice, F
    [J]. 2001 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2001, : 170 - 175
  • [2] Impact of deep submicron technology on dependability of VLSI circuits
    Constantinescu, C
    [J]. INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, 2002, : 205 - 209
  • [3] Frangiotti M, 1995, PROCEEDINGS OF THE EIGHTH INTERNATIONAL KANT CONGRESS, VOL II, PT 1, SECT 1-9, P207, DOI 10.1109/DFTVS.1995.476954
  • [4] Incorporating fault tolerance in superscalar processors
    Franklin, M
    [J]. 3RD INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING, PROCEEDINGS, 1996, : 301 - 306
  • [5] GURINDAR S, 1989, P 19 FTCS, P436
  • [6] HOLM J., 1992, INT C PAR PROC, P192
  • [7] Introducing the IA-64 architecture
    Huck, J
    Morris, D
    Ross, J
    Knies, A
    Mulder, H
    Zahir, R
    [J]. IEEE MICRO, 2000, 20 (05) : 12 - 23
  • [8] An 8-b nRERL microprocessor for ultra-low-energy applications
    Kim, S
    Kwon, JH
    Chae, SI
    [J]. PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 27 - 28
  • [9] Mendelson A, 2000, DSN 2000: INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P473
  • [10] REESE: A method of soft error detection in microprocessors
    Nickel, JB
    Somani, AK
    [J]. INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, 2001, : 401 - 410