A robust method for equalizer design based on the impulse response symmetry

被引:0
作者
Vucic, A [1 ]
Babic, H [1 ]
机构
[1] Fac Elect Engn & Comp, HR-10000 Zagreb, Croatia
来源
2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, PROCEEDINGS | 2002年
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
An approach for equalizer design based on the impulse response symmetry is presented. Design is based on nonlinear optimization. Analytical goal function is given and the appropriate choice of initial solution is proposed. Behavior of a typical error surface is discussed and compared to the surface obtained by numerically approximated goal function. Position of the symmetry line is analyzed and the goal function is modified in order to obtain theoretically the best symmetry for a given system.
引用
收藏
页码:539 / 542
页数:4
相关论文
共 9 条
[1]  
BLINCHIKOFF HJ, 1987, FILTERING TIME FREQU
[2]   Phase equalisers via phase delay [J].
Carvalho, DB ;
Filho, SN ;
Seara, R .
ELECTRONICS LETTERS, 1998, 34 (06) :509-511
[3]  
CARVALHO DB, 2001, P 2001 IEEE S CIRC S, P93
[4]   ALL-PASS NETWORK SYNTHESIS [J].
CRANE, RL .
IEEE TRANSACTIONS ON CIRCUIT THEORY, 1968, CT15 (04) :474-&
[5]  
Fletcher R., 1980, Practical Methods of Optimization
[6]   DESIGN TECHNIQUES FOR DIGITAL AND ANALOG ALL-PASS CIRCUITS [J].
GREGORIAN, R ;
TEMES, GC .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1978, 25 (12) :981-988
[7]  
Vucic M., 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187), P485, DOI 10.1109/ISCAS.1998.704055
[8]  
VUCIC M, 1998, P 1998 MIDW S CIRC S, P440
[9]  
Zverev A.I., 1967, HDB FILTER SYNTHESIS