Bit-serial single flux quantum microprocessor CORE

被引:77
作者
Fujimaki, Akira [1 ]
Tanaka, Masamitsu [1 ]
Yamada, Takahiro [1 ]
Yamanashi, Yuki [2 ]
Park, Heejoung [2 ]
Yoshikawa, Nobuyuki [2 ]
机构
[1] Nagoya Univ, Dept Quantum Engn, Nagoya, Aichi 4648603, Japan
[2] Yokohama Natl Univ, Dept Elect & Comp Engn, Yokohama, Kanagawa 2408501, Japan
关键词
superconductor; microprocessor; single flux quantum; bit-serial; LSI;
D O I
10.1093/ietele/e91-c.3.342
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We describe the development of single-flux-quantum (SFQ) microprocessors and the related technologies such as designing, circuit architecture, microarchitecture, etc. Since the microprocessors studied here aim for a general-purpose computing system, we employ the complexity-reduced (CORE) architecture in which the high-speed nature of the SFQ circuits is used not for increasing processor performance but for reducing the circuit complexity. The bit-serial processing is the most suitable way to realize the CORE architecture. We assembled all the best technologies concerning SFQ integrated circuits and designed the SFQ microprocessors, CORE1 alpha, CORE1 beta, and CORE1 gamma. The CORE1 beta was made up of about 11000 Josephson junctions and successfully demonstrated. The peak performance reached 1400 million operations per second with a power consumption of 3.4 mW. We showed that the SFQ microprocessors had an advantage in a performance density to semiconductor's ones, which lead to the potential for constructing a high performance SFQ-circuit-based computing system.
引用
收藏
页码:342 / 349
页数:8
相关论文
共 22 条
  • [1] Demonstration of a 120 GHz single-flux-quantum shift register circuit based on a 10 kA cm-2 Nb process
    Akaike, H
    Yamada, T
    Fujimaki, A
    Nagasawa, S
    Hinode, K
    Satoh, T
    Kitagawa, Y
    Hidaka, M
    [J]. SUPERCONDUCTOR SCIENCE & TECHNOLOGY, 2006, 19 (05) : S320 - S324
  • [2] Superconductor digital frequency divider operating up to 750 GHz
    Chen, W
    Rylyakov, AV
    Patel, V
    Lukens, JE
    Likharev, KK
    [J]. APPLIED PHYSICS LETTERS, 1998, 73 (19) : 2817 - 2819
  • [3] FLUX chip:: Design of a 20-GHz 16-bit ultrapipelined RSFQ processor prototype based on 1.75-μm LTS technology
    Dorojevets, M
    Bunyk, P
    Zinoviev, D
    [J]. IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2001, 11 (01) : 326 - 332
  • [4] Fujimaki A, 2002, IEICE T ELECTRON, VE85C, P612
  • [5] Demonstration of chip-to-chip transmission of single-flux-quantum pulses at throughputs beyond 100 Gbps
    Hashimoto, Y
    Yorozu, S
    Satoh, T
    Miyazaki, T
    [J]. APPLIED PHYSICS LETTERS, 2005, 87 (02)
  • [6] A design approach to passive interconnects for single flux quantum logic circuits
    Hashimoto, Y
    Yorozu, S
    Kameda, Y
    Semenov, VK
    [J]. IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2003, 13 (02) : 535 - 538
  • [7] Hennessy JL., 1990, COMPUTER ARCHITECTUR
  • [8] IRIE N, 2007, 11 INT SUP C ISEC200
  • [9] RSFQ signed serial multiplier-accumulator
    Joukov, NA
    Tivari, MS
    Semenov, VK
    [J]. IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2005, 15 (01) : 49 - 53
  • [10] LIKHAREV KK, 1991, IEEE T APPL SUPERCON, V1, P1