Introduction of crystalline high-k gate dielectrics in a CMOS process

被引:9
作者
Gottlob, HDB
Lemme, MC
Mollenhauer, T
Wahlbrink, T
Efavi, JK
Kurz, H
Stefanov, Y
Haberle, K
Komaragiri, R
Ruland, T
Zaunert, F
Schwalke, U
机构
[1] AMO GmbH, Adv Microelect Ctr Aachen, D-52074 Aachen, Germany
[2] Tech Univ Darmstadt, Inst Semicond Technol, D-64289 Darmstadt, Germany
关键词
D O I
10.1016/j.jnoncrysol.2005.04.032
中图分类号
TQ174 [陶瓷工业]; TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
In this work we report on methods to introduce crystalline rare-earth (RE) oxides with high (k > 3.9) dielectric constants (high-k) in a CMOS process flow. Key process steps compatible with crystalline praseodymium oxide (Pr2O3) high-k gate dielectric have been developed and evaluated in metal-oxide-semiconductor (MOS) structures and n-MOS transistors fabricated in an adapted conventional bulk process. From capacitance-voltage measurements a dielectric constant of k = 36 has been calculated. Furthermore an alternative process sequence suitable for the introduction of high-k material into silicon on insulator (SOI) MOS-field-effect-transistors (MOSFET) is presented. The feasibility of this process is shown by realization of n- and p-MOSFETs with standard SiO2 gate dielectric as demonstrator. SiO2 gate dielectric can be replaced by crystalline RE-oxides in the next batch fabrication. (c) 2005 Elsevier B.V. All rights reserved.
引用
收藏
页码:1885 / 1889
页数:5
相关论文
共 15 条
  • [1] [Anonymous], 1994, PRINCIPLES CMOS VLSI
  • [2] A STUDY OF METAL-OXIDE-SEMICONDUCTOR CAPACITORS FABRICATED ON SF6 AND SF6+CL2 REACTIVE-ION-ETCHED SI
    CASTAN, E
    ARIAS, J
    BARBOLLA, J
    CABRUJA, E
    LORATAMAYO, E
    [J]. JOURNAL OF APPLIED PHYSICS, 1992, 71 (06) : 2710 - 2716
  • [3] COLINGE JP, 1991, SILICON INSULATOR TE
  • [4] Influence of channel width on n- and p-type nano-wire-MOSFETs on silicon on insulator substrate
    Lemme, M
    Mollenhauer, T
    Henschel, W
    Wahlbrink, T
    Heuser, M
    Baus, M
    Winkler, O
    Spangenberg, B
    Granzner, R
    Schwierz, F
    Kurz, H
    [J]. MICROELECTRONIC ENGINEERING, 2003, 67-8 : 810 - 817
  • [5] Quantum-mechanical modeling of electron tunneling current from the inversion layer of ultra-thin-oxide nMOSFET's
    Lo, SH
    Buchanan, DA
    Taur, Y
    Wang, W
    [J]. IEEE ELECTRON DEVICE LETTERS, 1997, 18 (05) : 209 - 211
  • [6] Nicollian E.H., 1982, MOS (Metal Oxide Semiconductor) Physics and Technology, P176
  • [7] High-k gate dielectrics with ultra-low leakage current based on praseodymium oxide
    Osten, HJ
    Liu, JP
    Gaworzewski, P
    Bugiel, E
    Zaumseil, P
    [J]. INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, : 653 - 656
  • [8] OSTEN HJ, 2001, IWGI, P100
  • [9] On the performance advantage of PD/SOI CMOS with floating bodies
    Pelella, MM
    Fossum, JG
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (01) : 96 - 104
  • [10] EXTIGATE: The ultimate process architecture for submicron CMOS technologies
    Schwalke, U
    Kerber, M
    Koller, K
    Jacobs, HJ
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1997, 44 (11) : 2070 - 2077