A survey on fault injection methods of digital integrated circuits

被引：39

作者：

Eslami, Mohammad ^{[1
]}

Ghavami, Behnam ^{[1
]}

Raji, Mohsen ^{[2
]}

Mahani, Ali ^{[1
]}

机构：

[1] Shahid Bahonar Univ Kerman, Dept Engn, Kerman 7345199665, Iran

[2] Shiraz Univ, Sch Elect & Comp Engn, Shiraz 7134851154, Iran

来源：

INTEGRATION-THE VLSI JOURNAL | 2020年 / 71卷

关键词：

Reliability assessment; Fault simulation; Fault injection; Digital circuits; SOFT ERROR RATE; SER ESTIMATION; SINGLE; OPTIMIZATION; RELIABILITY; EMULATION; MASKING; DEVICES; DESIGN; IMPACT;

D O I：

10.1016/j.vlsi.2019.11.006

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

One of the most popular methods for reliability assessment of digital circuits is Fault Injection (Fl) in which the behavior of the circuit is simulated in presence of faults. In this paper, we present a survey of FI techniques as well as classifying these techniques considering different aspects and criteria to bring out their similarities and differences. The goal of this paper is to help the researchers and reliable circuit designers in gaining insights into the state-of-art in FI techniques and motivate them to further improve these techniques for more efficient reliability evaluation of digital circuit designs of tomorrow.

引用

页码：154 / 163

页数：10

共 60 条

[1]

[Anonymous], P IEEE 24 INT C FIEL

[2] FAULT INJECTION FOR DEPENDABILITY VALIDATION - A METHODOLOGY AND SOME APPLICATIONS [J].

ARLAT, J ;

AGUERA, M ;

AMAT, L ;

CROUZET, Y ;

FABRE, JC ;

LAPRIE, JC ;

MARTINS, E ;

POWELL, D .

IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, 1990, 16 (02) :166-182

[3]

Armelin F.B., 2018, IEEE 19 LAT AM TEST

[4] An accurate SER estimation method based on propagation probability [J].

Asadi, G ;

Tahoori, MB .

DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, :306-307

[5] Analytical approach for soft error rate estimation in digital circuits [J].

Asadi, G ;

Tahoori, MB .

2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, :2991-2994

[6] Fault injection into SRAM-based FPGAs for the analysis of SEU effects [J].

Asadi, G ;

Miremadi, SG ;

Zarandi, HR ;

Ejlali, A .

2003 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2003, :428-430

[7] Efficient algorithms to accurately compute derating factors of digital circuits [J].

Asadi, Hossein ;

Tahoori, Mehdi B. ;

Fazeli, Mahdi ;

Miremadi, Seyed Ghassern .

MICROELECTRONICS RELIABILITY, 2012, 52 (06) :1215-1226

[8] A Low-Overhead Multiple-SEU Mitigation Approach for SRAM-based FPGAs with Increased Reliability [J].

Baig, Hasan ;

Lee, Jeong-A ;

Siddiqui, Zahid Ali .

IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2014, 61 (03) :1389-1399

[9] Heavy ion-induced digital single-event transients in deep submicron processes [J].

Benedetto, J ;

Eaton, P ;

Avery, K ;

Mavis, D ;

Gadlage, M ;

Turflinger, T ;

Dodd, PE ;

Vizkelethyd, G .

IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2004, 51 (06) :3480-3485

[10] Characterizing SRAM Single Event Upset in Terms of Single and Multiple Node Charge Collection [J].

Black, J. D. ;

Ball, D. R., II ;

Robinson, W. H. ;

Fleetwood, D. M. ;

Schrimpf, R. D. ;

Reed, R. A. ;

Black, D. A. ;

Warren, K. M. ;

Tipton, A. D. ;

Dodd, P. E. ;

Haddad, N. F. ;

Xapsos, M. A. ;

Kim, H. S. ;

Friendlich, M. .

IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2008, 55 (06) :2943-2947

← 1 2 3 4 5 6 →