A Mixed-Signal Offset-Compensation System for Multi-Gbit/s Optical Receiver Frontends

被引:0
作者
Szilagyi, Laszlo [1 ]
Pliva, Jan [1 ]
Henker, Ronny [1 ]
Ellinger, Frank [1 ]
机构
[1] Tech Univ Dresden, Chair Circuit Design & Network Theory, Dresden, Germany
来源
2019 IFIP/IEEE 27TH INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC) | 2019年
关键词
Optical receiver; offset; offset compensation; mixed-signal control loop; residual offset; lower-cut-off frequency; transimpedance amplifier (TIA); limiting amplifier (LA);
D O I
10.1109/vlsi-soc.2019.8920361
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Offset compensation (OC) systems are indispensable parts of multi-Gbit/s optical receiver (RX) frontends. Effects of offset are addressed in this paper. The analytical expression for the highest lower-cut-off frequency of the OC with minimum impact on the sensitivity is found. Existing OC solutions are discussed. Then, a novel mixed-signal (MS) architecture is introduced which uses digital filtering of the signal, and current-digital-to-analog converters (IDACs) to compensate the static offset in the limiting amplifier (LA) and transimpedance amplifier (TIA), as well as continuously track and compensate the TIA offset. By using two feedback loops and a continuous tracking the presented solution offers more functionality than other existing MS architectures. Three RX implementations, with RC, switched-capacitor (S-C) and with the MS-OC architectures, in the same 28 nm bulk-CMOS are compared quantitatively with measurements. The presented MS design reaches a lower-cut-off frequency of under 9 kHz, a dynamic range of over 1 mA, 3.2 mu A residual input offset-current and it is compensating the RX via two feedback loops. These are achieved using an area of only 1345 mu m(2), nearly half of RC-filter based architecture. Although the SC implementation needs less area, its residual offset is 8 times higher. Both conventional implementations have a higher high-pass characteristic of about 20 kHz and can compensate only the offset of the TIA. It is concluded, that the presented system offers a higher flexibility and functionality in implementation, as well as a very good compromise between area, precision and performance over the commonly used RC-filter and S-C filter based solutions.
引用
收藏
页码:46 / 51
页数:6
相关论文
共 17 条
[1]  
[Anonymous], CMOS RECEIVER FRONT
[2]   10-Gb/s limiting amplifier and laser/modulator driver in 0.18-μm CMOS technology [J].
Galal, S ;
Razavi, B .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (12) :2138-2146
[3]  
Goswami Sushmit, 2009, 2009 IEEE International Solid-State Circuits Conference (ISSCC 2009), P100, DOI 10.1109/ISSCC.2009.4977327
[4]  
Honda K., 2016, 2016 IEEE COMPOUND S, P1, DOI DOI 10.1109/CSICS.2016.7751018
[5]  
Li D, 2016, IEEE INT SYMP CIRC S, P2334, DOI 10.1109/ISCAS.2016.7539052
[6]   A 90 nm CMOS 16 Gb/s transceiver for optical interconnects [J].
Palermo, Samuel ;
Emami-Neyestanak, Azita ;
Horowitz, Mark .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (05) :1235-1246
[7]   An 18-Gb/s Fully Integrated Optical Receiver With Adaptive Cascaded Equalizer [J].
Pan, Quan ;
Wang, Yipeng ;
Lu, Yan ;
Yue, C. Patrick .
IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS, 2016, 22 (06) :361-369
[8]  
Pliva J., 2017, P IEEE INT WORKSH EL, P1
[9]  
Razavi B., 2012, Design of Integrated Circuits for Optical Communications, V2nd
[10]   A 25 Gb/s Burst-Mode Receiver for Low Latency Photonic Switch Networks [J].
Rylyakov, Alexander ;
Proesel, Jonathan E. ;
Rylov, Sergey ;
Lee, Benjamin G. ;
Bulzacchelli, John F. ;
Ardey, Abhijeet ;
Parker, Ben ;
Beakes, Michael ;
Baks, Christian W. ;
Schow, Clint L. ;
Meghelli, Mounir .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2015, 50 (12) :3120-3132