A novel transmitter/receiver switching circuit configuration for high-performance LD transceiver in subscriber loop

被引:8
|
作者
Kimura, H
Suzuki, Y
Tohmori, Y
Nakamura, M
Okada, K
机构
[1] NIPPON TELEGRAPH & TEL PUBL CORP, OPTOELECT LABS, KANAGAWA 24301, JAPAN
[2] NIPPON TELEGRAPH & TEL PUBL CORP, LSI LABS, KANAGAWA 24301, JAPAN
关键词
D O I
10.1109/50.507940
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
LD transceivers are very effective in reducing optical subscriber systems cost because they act as transmitters and receivers, This paper proposes a new transceiver switching circuit configuration, and two techniques for suppressing and canceling the discharge current effect of laser diodes, The new techniques, including mounting substrate optimization such as high-isolation and low parasitic capacitance, yield a high-performance LD transceiver module with the minimum average receiving optical power level of -37.0 dBm and a wide dynamic range of up to 25 dB for burst mode optical input at 29.0 Mb/s.
引用
收藏
页码:1644 / 1652
页数:9
相关论文
共 50 条
  • [21] A novel dynamic programming circuit with high-performance CMOS current-mode
    Zhuang, Y., 1600, Xi'an Jiaotong University (46):
  • [22] A novel high-performance predictable circuit architecture for the deep sub-micron era
    Im, Y
    Roy, K
    PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2000, : 503 - 506
  • [23] A Novel Method for IR-Drop Reduction in High-Performance Printed Circuit Boards
    Huang, Yue-Hui
    Zhang, Mu-shui
    Tan, Hong-zhou
    2014 15TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2014, : 583 - 586
  • [24] Practical development of a high-performance UPS with a novel buck-boost chopper circuit
    Yamanaka, M
    Sakane, M
    Hirachi, K
    INTELEC(R): TWENTY-SECOND INTERNATIONAL TELECOMMUNICATIONS ENERGY CONFERENCE, 2000, : 632 - 637
  • [25] A novel high-performance time-balanced wide fan-in CMOS circuit
    Sharroush, Sherif M.
    ALEXANDRIA ENGINEERING JOURNAL, 2016, 55 (03) : 2565 - 2582
  • [26] Novel CNFET ternary circuit techniques for high-performance and energy-efficient design
    Tabrizchi, Sepehr
    Taheri, MohammadReza
    Navi, Keivan
    Bagherzadeh, Nader
    IET CIRCUITS DEVICES & SYSTEMS, 2019, 13 (02) : 193 - 202
  • [27] A high-performance ramp-voltage-scan winner-take-all circuit in an open loop architecture
    Ito, K
    Ogawa, M
    Shibata, T
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2002, 41 (4B): : 2301 - 2305
  • [28] A Novel BJT Structure Implemented Using CMOS Processes for High-Performance Analog Circuit Applications
    Jung, Yi-Jung
    Park, Byoung-Seok
    Kwon, Hyuk-Min
    Kwon, Sung-Kyu
    Jang, Jae-Hyung
    Kwak, Ho-Young
    Chung, Yi-Sun
    Lee, Jung-Hwan
    Lee, Hi-Deok
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2012, 25 (04) : 549 - 554
  • [29] A Robust High-Performance GPS L1 Receiver with Single-stage Quadrature Redio-Frequency Circuit
    Liu, Jianghua
    Xu, Weilin
    Wan, Qinq
    Liu, Tianci
    2017 INTERNATIONAL SYMPOSIUM ON APPLICATION OF MATERIALS SCIENCE AND ENERGY MATERIALS (SAMSE 2017), 2018, 322
  • [30] High-performance FPGA Based on Novel DSS-MOSFET and Non-volatile Configuration Memory
    Yasuda, Shinichi
    Tanamoto, Tetsufumi
    Ikegami, Kazutaka
    Kinoshita, Atsuhiro
    Abe, Keiko
    Nishino, Hirotaka
    Fujita, Shinobu
    FPGA 10, 2010, : 291 - 292