Vertical-Transport Nanosheet Technology for CMOS Scaling beyond Lateral-Transport Devices

被引：35

作者：

Jagannathan, H. ^{[1
]}

Anderson, B. ^{[1
]}

Sohn, C-W ^{[2
]}

Tsutsui, G. ^{[1
]}

Strane, J. ^{[1
]}

Xie, R. ^{[1
]}

Fan, S. ^{[1
]}

Kim, K-, I ^{[2
]}

Song, S. ^{[2
]}

Sieg, S. ^{[1
]}

Seshadri, I ^{[1
]}

Mochizuki, S. ^{[1
]}

Wang, J. ^{[1
]}

Rahman, A. ^{[1
]}

Cheon, K-Y ^{[2
]}

Hwang, I ^{[2
]}

Demarest, J. ^{[1
]}

Do, J. ^{[2
]}

Fullam, J. ^{[1
]}

Jo, G. ^{[2
]}

Hong, B. ^{[2
]}

Jung, Y. ^{[2
]}

Kim, M. ^{[2
]}

Kim, S. ^{[2
]}

Lallement, R. ^{[1
]}

Levin, T. ^{[1
]}

Li, J. ^{[1
]}

Miller, E. ^{[1
]}

Montanini, P. ^{[1
]}

Pujari, R. ^{[1
]}

Osborn, C. ^{[1
]}

Sankarapandian, M. ^{[1
]}

Son, G-H ^{[2
]}

Waskiewicz, C. ^{[1
]}

Wu, H. ^{[1
]}

Yim, J. ^{[2
]}

Young, A. ^{[1
]}

Zhang, C. ^{[1
]}

Varghese, A. ^{[1
]}

Robison, R. ^{[1
]}

Burns, S. ^{[1
]}

Zhao, K. ^{[1
]}

Yamashita, T. ^{[1
]}

Dechene, D. ^{[1
]}

Guo, D. ^{[1
]}

Divakaruni, R. ^{[1
]}

Wu, T. ^{[1
]}

Seo, K-, I ^{[2
]}

Bu, H. ^{[1
]}

机构：

[1] IBM Corp, Armonk, NY 10504 USA

[2] Samsung Elect, Ridgefield Pk, NJ USA

来源：

2021 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM) | 2021年

关键词：

Vertical Transport Nanosheet FET; VTFET; Nanosheet; FinFET; Scaling; Zero Diffusion Break; ZDB;

D O I：

10.1109/IEDM19574.2021.9720561

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We demonstrate, for the first time, Vertical-Transport Nanosheet (VTFET) CMOS logic transistors at sub-45nm gate pitch on bulk silicon wafers. We show that VTFETs present an opportunity to break the Contacted Gate Pitch (CGP) barrier faced by Lateral-Transport FETs. VTFETs offer scaling relief for electrostatics and parasitics by decoupling key device features from CGP-scaling roadblocks. First, nMOS/pMOS VTFET electrostatics are reported at sub-45nm gate pitch with SS = 69/68 mV/dec and sub-30mV DIBL. Well-behaved short channel characteristics with Si/SiGe source and drain are demonstrated in hardware. Symmetric device characteristics for SS and DIBL are achieved (with process optimization). Vertical nanosheets are utilized rather than vertical nanowires [1,2] for improved performance and area scaling. Functional ring oscillators demonstrate the excellent effective capacitance (Ceff) scaling advantages of VTFET nanosheets. Logic area scaling is furthered by use of Zero Diffusion Break (ZDB) isolation to eliminate dummy gates. Innovative I/O FET device design and hardware characteristics are shared.

引用

页数：4

共 50 条

[41] Charge transport in nanoscale vertical organic semiconductor pillar devices
Wilbers, Janine G. E.
Xu, Bojian
Bobbert, Peter A.
de Jong, Michel P.
van der Wiel, Wilfred G.
SCIENTIFIC REPORTS, 2017, 7
[42] Lateral ion transport in nematic liquid-crystal devices
Neyts, K. (neyts@elis.ugent.be), 1600, American Institute of Physics Inc. (94):
[43] Lateral ion transport in nematic liquid-crystal devices
Neyts, K
Vermael, S
Desimpel, C
Stojmenovik, G
Verschueren, ARM
de Boer, DKG
de Boer, DKG
Snijkers, R
Machiels, P
van Brandenburg, A
JOURNAL OF APPLIED PHYSICS, 2003, 94 (06) : 3891 - 3896
[44] Charge transport in nanoscale vertical organic semiconductor pillar devices
Janine G. E. Wilbers
Bojian Xu
Peter A. Bobbert
Michel P. de Jong
Wilfred G. van der Wiel
Scientific Reports, 7
[45] Electrical detection of spin transport in lateral ferromagnet–semiconductor devices
Xiaohua Lou
Christoph Adelmann
Scott A. Crooker
Eric S. Garlid
Jianjie Zhang
K. S. Madhukar Reddy
Soren D. Flexner
Chris J. Palmstrøm
Paul A. Crowell
Nature Physics, 2007, 3 : 197 - 202
[46] Electron and spin transport studies of gated lateral organic devices
Alborghetti, S.
Coey, J. M. D.
Stamenov, P.
JOURNAL OF APPLIED PHYSICS, 2012, 112 (12)
[47] Pervasive Technology and Public Transport: Opportunities Beyond Telematics
Camacho, Tiago Dias
Foth, Marcus
Rakotonirainy, Andry
IEEE PERVASIVE COMPUTING, 2013, 12 (01) : 18 - 25
[48] VERTICAL SCALING IN HETEROJUNCTION BIPOLAR-TRANSISTORS WITH NONEQUILIBRIUM BASE TRANSPORT
LEVI, AFJ
JALALI, B
NOTTENBURG, RN
CHO, AY
APPLIED PHYSICS LETTERS, 1992, 60 (04) : 460 - 462
[49] Quantum transport model for sub-100 nm CMOS devices
Yu, ZP
Yergeau, DW
Dutton, RW
ADVANCES IN MICROELECTRONIC DEVICE TECHNOLOGY, 2001, 4600 : 117 - 122
[50] Universal scaling of nonequilibrium transport in the Kondo regime of single molecule devices
Scott, G. D.
Keane, Z. K.
Ciszek, J. W.
Tour, J. M.
Natelson, D.
PHYSICAL REVIEW B, 2009, 79 (16):

← 1 2 3 4 5 →