Vertical-Transport Nanosheet Technology for CMOS Scaling beyond Lateral-Transport Devices

被引：35

作者：

Jagannathan, H. ^{[1
]}

Anderson, B. ^{[1
]}

Sohn, C-W ^{[2
]}

Tsutsui, G. ^{[1
]}

Strane, J. ^{[1
]}

Xie, R. ^{[1
]}

Fan, S. ^{[1
]}

Kim, K-, I ^{[2
]}

Song, S. ^{[2
]}

Sieg, S. ^{[1
]}

Seshadri, I ^{[1
]}

Mochizuki, S. ^{[1
]}

Wang, J. ^{[1
]}

Rahman, A. ^{[1
]}

Cheon, K-Y ^{[2
]}

Hwang, I ^{[2
]}

Demarest, J. ^{[1
]}

Do, J. ^{[2
]}

Fullam, J. ^{[1
]}

Jo, G. ^{[2
]}

Hong, B. ^{[2
]}

Jung, Y. ^{[2
]}

Kim, M. ^{[2
]}

Kim, S. ^{[2
]}

Lallement, R. ^{[1
]}

Levin, T. ^{[1
]}

Li, J. ^{[1
]}

Miller, E. ^{[1
]}

Montanini, P. ^{[1
]}

Pujari, R. ^{[1
]}

Osborn, C. ^{[1
]}

Sankarapandian, M. ^{[1
]}

Son, G-H ^{[2
]}

Waskiewicz, C. ^{[1
]}

Wu, H. ^{[1
]}

Yim, J. ^{[2
]}

Young, A. ^{[1
]}

Zhang, C. ^{[1
]}

Varghese, A. ^{[1
]}

Robison, R. ^{[1
]}

Burns, S. ^{[1
]}

Zhao, K. ^{[1
]}

Yamashita, T. ^{[1
]}

Dechene, D. ^{[1
]}

Guo, D. ^{[1
]}

Divakaruni, R. ^{[1
]}

Wu, T. ^{[1
]}

Seo, K-, I ^{[2
]}

Bu, H. ^{[1
]}

机构：

[1] IBM Corp, Armonk, NY 10504 USA

[2] Samsung Elect, Ridgefield Pk, NJ USA

来源：

2021 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM) | 2021年

关键词：

Vertical Transport Nanosheet FET; VTFET; Nanosheet; FinFET; Scaling; Zero Diffusion Break; ZDB;

D O I：

10.1109/IEDM19574.2021.9720561

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We demonstrate, for the first time, Vertical-Transport Nanosheet (VTFET) CMOS logic transistors at sub-45nm gate pitch on bulk silicon wafers. We show that VTFETs present an opportunity to break the Contacted Gate Pitch (CGP) barrier faced by Lateral-Transport FETs. VTFETs offer scaling relief for electrostatics and parasitics by decoupling key device features from CGP-scaling roadblocks. First, nMOS/pMOS VTFET electrostatics are reported at sub-45nm gate pitch with SS = 69/68 mV/dec and sub-30mV DIBL. Well-behaved short channel characteristics with Si/SiGe source and drain are demonstrated in hardware. Symmetric device characteristics for SS and DIBL are achieved (with process optimization). Vertical nanosheets are utilized rather than vertical nanowires [1,2] for improved performance and area scaling. Functional ring oscillators demonstrate the excellent effective capacitance (Ceff) scaling advantages of VTFET nanosheets. Logic area scaling is furthered by use of Zero Diffusion Break (ZDB) isolation to eliminate dummy gates. Innovative I/O FET device design and hardware characteristics are shared.

引用

页数：4

共 50 条

[31] Inhomogeneous electroluminescence for characterizing lateral transport in semiconductor devices
Gfroerer, T. H.
Stroup, Ben
Zhang, Yong
Liu, Zhiqiang
2018 IEEE 7TH WORLD CONFERENCE ON PHOTOVOLTAIC ENERGY CONVERSION (WCPEC) (A JOINT CONFERENCE OF 45TH IEEE PVSC, 28TH PVSEC & 34TH EU PVSEC), 2018, : 3248 - 3250
[32] Ion age transport: developing devices beyond electronics
Demming, Anna
NANOTECHNOLOGY, 2014, 25 (12)
[33] A SYSTEM BASED ON SPLIT-FLOW LATERAL-TRANSPORT THIN (SPLITT) SEPARATION CELLS FOR RAPID AND CONTINUOUS PARTICLE FRACTIONATION
GIDDINGS, JC
SEPARATION SCIENCE AND TECHNOLOGY, 1985, 20 (9-10) : 749 - 768
[34] Pixel scaling technology in CMOS image sensors with a lateral overflow integration capacitor
Sakai S.
Tashiro Y.
Kawada S.
Sugawa S.
Kyokai Joho Imeji Zasshi/Journal of the Institute of Image Information and Television Engineers, 2010, 64 (12): : 1944 - 1950
[35] Vertical and Lateral Variability of Suspended Sediment Transport in the Rhine River
Slabon, Aron
Terweh, Simon
Hoffmann, Thomas O.
HYDROLOGICAL PROCESSES, 2025, 39 (01)
[36] LATERAL AND VERTICAL BROMIDE ION-TRANSPORT IN A PIEDMONT LANDSCAPE
AFYUNI, MM
CASSEL, DK
ROBARGE, WP
SOIL SCIENCE SOCIETY OF AMERICA JOURNAL, 1994, 58 (03) : 967 - 974
[37] Spin channels exploring finite superlattices: Vertical and lateral transport
de Dios-Leyva, M.
Marques, G. E.
Drake, J. C.
PHYSICAL REVIEW B, 2010, 81 (15)
[38] Revisiting slope influence in turbulent bedload transport: consequences for vertical flow structure and transport rate scaling
Maurin, Raphael
Chauchat, Julien
Frey, Philippe
JOURNAL OF FLUID MECHANICS, 2018, 839 : 135 - 156
[39] Power Aware FinFET and Lateral Nanosheet FET Targeting for 3nm CMOS Technology
Yakimets, D.
Bardon, M. Garcia
Jang, D.
Schuddinck, P.
Sherazi, Y.
Weckx, P.
Miyaguchi, K.
Parvais, B.
Raghavan, P.
Spessot, A.
Verkest, D.
Mocuta, A.
2017 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2017,
[40] Charge and spin transport in PEDOT:PSS nanoscale lateral devices
de Oliveira, Thales V. A. G.
Gobbi, Marco
Porro, Jose M.
Hueso, Luis E.
Bittner, Alexander M.
NANOTECHNOLOGY, 2013, 24 (47)

← 1 2 3 4 5 →