Vertical-Transport Nanosheet Technology for CMOS Scaling beyond Lateral-Transport Devices

被引：35

作者：

Jagannathan, H. ^{[1
]}

Anderson, B. ^{[1
]}

Sohn, C-W ^{[2
]}

Tsutsui, G. ^{[1
]}

Strane, J. ^{[1
]}

Xie, R. ^{[1
]}

Fan, S. ^{[1
]}

Kim, K-, I ^{[2
]}

Song, S. ^{[2
]}

Sieg, S. ^{[1
]}

Seshadri, I ^{[1
]}

Mochizuki, S. ^{[1
]}

Wang, J. ^{[1
]}

Rahman, A. ^{[1
]}

Cheon, K-Y ^{[2
]}

Hwang, I ^{[2
]}

Demarest, J. ^{[1
]}

Do, J. ^{[2
]}

Fullam, J. ^{[1
]}

Jo, G. ^{[2
]}

Hong, B. ^{[2
]}

Jung, Y. ^{[2
]}

Kim, M. ^{[2
]}

Kim, S. ^{[2
]}

Lallement, R. ^{[1
]}

Levin, T. ^{[1
]}

Li, J. ^{[1
]}

Miller, E. ^{[1
]}

Montanini, P. ^{[1
]}

Pujari, R. ^{[1
]}

Osborn, C. ^{[1
]}

Sankarapandian, M. ^{[1
]}

Son, G-H ^{[2
]}

Waskiewicz, C. ^{[1
]}

Wu, H. ^{[1
]}

Yim, J. ^{[2
]}

Young, A. ^{[1
]}

Zhang, C. ^{[1
]}

Varghese, A. ^{[1
]}

Robison, R. ^{[1
]}

Burns, S. ^{[1
]}

Zhao, K. ^{[1
]}

Yamashita, T. ^{[1
]}

Dechene, D. ^{[1
]}

Guo, D. ^{[1
]}

Divakaruni, R. ^{[1
]}

Wu, T. ^{[1
]}

Seo, K-, I ^{[2
]}

Bu, H. ^{[1
]}

机构：

[1] IBM Corp, Armonk, NY 10504 USA

[2] Samsung Elect, Ridgefield Pk, NJ USA

来源：

2021 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM) | 2021年

关键词：

Vertical Transport Nanosheet FET; VTFET; Nanosheet; FinFET; Scaling; Zero Diffusion Break; ZDB;

D O I：

10.1109/IEDM19574.2021.9720561

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We demonstrate, for the first time, Vertical-Transport Nanosheet (VTFET) CMOS logic transistors at sub-45nm gate pitch on bulk silicon wafers. We show that VTFETs present an opportunity to break the Contacted Gate Pitch (CGP) barrier faced by Lateral-Transport FETs. VTFETs offer scaling relief for electrostatics and parasitics by decoupling key device features from CGP-scaling roadblocks. First, nMOS/pMOS VTFET electrostatics are reported at sub-45nm gate pitch with SS = 69/68 mV/dec and sub-30mV DIBL. Well-behaved short channel characteristics with Si/SiGe source and drain are demonstrated in hardware. Symmetric device characteristics for SS and DIBL are achieved (with process optimization). Vertical nanosheets are utilized rather than vertical nanowires [1,2] for improved performance and area scaling. Functional ring oscillators demonstrate the excellent effective capacitance (Ceff) scaling advantages of VTFET nanosheets. Logic area scaling is furthered by use of Zero Diffusion Break (ZDB) isolation to eliminate dummy gates. Innovative I/O FET device design and hardware characteristics are shared.

引用

页数：4

共 50 条

[21] Vertical and Lateral Transport of Particulate Radiocesium off Fukushima
Otosaka, Shigeyoshi
Nakanishi, Takahiro
Suzuki, Takashi
Satoh, Yuhi
Narita, Hisashi
ENVIRONMENTAL SCIENCE & TECHNOLOGY, 2014, 48 (21) : 12595 - 12602
[22] Gate Length Scaling of High-k Vertical MOSFET toward 20nm CMOS Technology and beyond
Sasaki, Takeshi
Endoh, Tetsuo
2013 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2013,
[23] Novel devices and process for 32 nm CMOS technology and beyond
WANG YangYuan
Science in China(Series F:Information Sciences), 2008, (06) : 743 - 755
[24] DESIGN FOR FIELD-FLOW FRACTIONATION CHANNELS AND SPLIT-FLOW LATERAL-TRANSPORT THIN SEPARATION CELLS
KOCH, L
ANALYTICAL CHEMISTRY, 1990, 62 (07) : 777 - 779
[25] Novel devices and process for 32 nm CMOS technology and beyond
YangYuan Wang
Xing Zhang
XiaoYan Liu
Ru Huang
Science in China Series F: Information Sciences, 2008, 51 : 743 - 755
[26] Self-adjustable channel for split-flow lateral-transport thin separation of micrometer size particles
Kowalkowski, Tomasz
Szparaga, Albert
Buszewski, Boguslaw
TALANTA, 2014, 130 : 137 - 141
[27] Novel devices and process for 32 nm CMOS technology and beyond
Wang YangYuan
Zhang Xing
Liu XiaoYan
Huang Ru
SCIENCE IN CHINA SERIES F-INFORMATION SCIENCES, 2008, 51 (06): : 743 - 755
[28] CMOS Scaling for the 5 nm Node and Beyond: Device, Process and Technology
Radamson, Henry H.
Miao, Yuanhao
Zhou, Ziwei
Wu, Zhenhua
Kong, Zhenzhen
Gao, Jianfeng
Yang, Hong
Ren, Yuhui
Zhang, Yongkui
Shi, Jiangliu
Xiang, Jinjuan
Cui, Hushan
Lu, Bin
Li, Junjie
Liu, Jinbiao
Lin, Hongxiao
Xu, Haoqing
Li, Mengfan
Cao, Jiaji
He, Chuangqi
Duan, Xiangyan
Zhao, Xuewei
Su, Jiale
Du, Yong
Yu, Jiahan
Wu, Yuanyuan
Jiang, Miao
Liang, Di
Li, Ben
Dong, Yan
Wang, Guilei
NANOMATERIALS, 2024, 14 (10)
[29] Magnetic nanostructures for lateral spin-transport devices
Grundler, D
Hengstmann, TM
Rolff, H
BRAZILIAN JOURNAL OF PHYSICS, 2004, 34 (2B) : 598 - 601
[30] Transport properties of h-BN lateral devices
Somasundaram, G.
Tingsuwatit, A.
Alemoush, Z.
Li, J.
Lin, J. Y.
Jiang, H. X.
APPLIED PHYSICS LETTERS, 2025, 126 (04)

← 1 2 3 4 5 →