An application of the second-order passive lead-lag loop filter for analog PLLs to the third-order charge-pump PLLs

被引：8

作者：

Yao, Chia-Yu ^{[1
]}

Yeh, Chin-Chih ^{[2
]}

机构：

[1] Natl Taiwan Univ Sci & Technol, Dept Elect Engn, Taipei 106, Taiwan

[2] Huafan Univ, Dept Elect Engn, Taipei 223, Taiwan

来源：

IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS | 2008年 / 55卷 / 02期

关键词：

charge-pump phase-locked loops (CPPLLs); frequency synthesizers; passive loop filters;

D O I：

10.1109/TIE.2007.909082

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

A second-order passive lead-lag loop filter for analog phase-locked loop (PLLs) is modified in this paper for the third-order charge-pump PLLs (CPPLLs). The analysis shows that the CPPLL employing the modified loop filter results in smaller area, lower power consumption, or better noise performance than the CPPLL employing the conventional loop filter.

引用

页码：972 / 974

页数：3

共 8 条

[1] Analysis and software implementation of a robust synchronizing PLL circuit based on the pq theory
Barbosa Rolim, Luis Guilherme
Da Costa, Diogo Rodrigues, Jr.
Aredes, Mauricio
[J]. IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2006, 53 (06) : 1919 - 1926
[2] BEST RE, 2003, PHASE LOCKED LOOPS D, P155
[3] CHARGE-PUMP PHASE-LOCK LOOPS
GARDNER, FM
[J]. IEEE TRANSACTIONS ON COMMUNICATIONS, 1980, 28 (11) : 1849 - 1858
[4] Phase-locked loop techniques - A survey
Hsieh, GC
Hung, JC
[J]. IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 1996, 43 (06) : 609 - 615
[5] A 3-to-8-GHz fast-hopping frequency synthesizer in 0.18-/μm CMOS technology
Lee, J
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (03) : 566 - 573
[6] Pérez MA, 2006, IEEE IND ELEC, P4658
[7] Sensorless control of ultrahigh-speed PM brushless motor using PLL and third harmonic back EMF
Shen, JX
Iwasaki, S
[J]. IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2006, 53 (02) : 421 - 428
[8] An analysis of charge-pump phase-locked loops
Wang, ZD
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (10) : 2128 - 2138

← 1 →