Work-in-Progress: Towards a fine-grain thermal model for uniform multi-core processors

被引：3

作者：

Rodriguez, Javier Perez ^{[1
]}

Yomsi, Patrick Meumeu ^{[1
]}

机构：

[1] Polytech Inst Porto, ISEP, CISTER Res Ctr, Porto, Portugal

来源：

2020 IEEE 41ST REAL-TIME SYSTEMS SYMPOSIUM (RTSS) | 2020年

基金：

欧盟地平线“2020”;

关键词：

D O I：

10.1109/RTSS49844.2020.00049

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

On-chip power dissipation is recognized as one of the primary limiters, if not a show stopper, of performance for high-end safety-critical uniform multi-core processors. This paper proposes an efficient and simple thermal model for such a platform to be coupled with the large variety of schedulers designed to control the processor activity and the triggering of the cooling mechanism with as little impact on performance as possible.

引用

页码：403 / 406

页数：4

共 14 条

[1] Bansal N, 2005, LECT NOTES COMPUT SC, V3404, P460
[2] Design challenges of technology scaling
Borkar, S
[J]. IEEE MICRO, 1999, 19 (04) : 23 - 29
[3] Response Time Analysis for Thermal-Aware Real-Time Systems Under Fixed-Priority Scheduling
Chandarli, Younes
Fisher, Nathan
Masson, Damien
[J]. 2015 IEEE 18th International Symposium on Real-Time Distributed Computing (ISORC), 2015, : 84 - 93
[4] Fisher N., 2009, RTAS 09
[5] Fu Y., 2012, EMSOFT 12
[6] Kumar P, 2011, ASIA S PACIF DES AUT
[7] Mahajan R, 2002, THERMINIC 02
[8] Pagani S., 2016, Ph. D. Dissertation
[9] Rao R, 2007, ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P201, DOI 10.1145/1283780.1283824
[10] Rodriguez J.P., 2019, ECRTS 19 WIP SESS ECRTS 19 WIP SESS

← 1 2 →