Oxide-nitride-oxide memory stacks formed by low-energy Si ion implantation into nitride and wet oxidation

被引:2
作者
Ioannou-Sougleridis, V. [1 ]
Dimitrakis, P.
Vamvakas, V. Em.
Normand, P.
Bonafos, C.
Schamm, S.
Cherkashin, N.
Ben Assayag, G.
Perego, M.
Fanciulli, M.
机构
[1] Natl Ctr Sci Res Demokritos, Inst Microelect, GR-15310 Athens, Greece
[2] CNRS, CEMES, F-31055 Toulouse, France
[3] INFM, CNR, MDM, I-20041 Agrate Brianza, Italy
关键词
SONOS; oxidation of silicon nitide; low-energy implantation; memory;
D O I
10.1016/j.mee.2007.04.068
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This work presents an alternative method for the formation of the top oxide in oxide-nitride-oxide structures. The method utilizes low-energy (1 keV) Si ion implantation into thin oxide-nitride stacks, followed by low temperature wet oxidation. Transmission electron microscopy examination clearly indicates the formation of a three-layer structure, verified also by Time-of flight secondary ion mass spectrometry. The electrical characteristics of the oxide-nitride-oxide stacks exhibit strong trapping effects and excellent retention characteristics resulting to a 1.5 V 10-year memory window at 125 degrees C.
引用
收藏
页码:1986 / 1989
页数:4
相关论文
共 7 条
[1]   THERMODYNAMICS OF THE SI-N-O SYSTEM AND KINETIC MODELING OF OXIDATION OF SI3N4 [J].
DU, HH ;
TRESSLER, RE ;
SPEAR, KE .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1989, 136 (11) :3210-3215
[2]  
Lu CY, 2006, IPFA 2006: PROCEEDINGS OF THE 13TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, P18
[3]   Chemical bonding and interdiffusion in scaled down SiO2/Si3N4/SiO2 stacks with top oxide formed by thermal ed copyoxidation [J].
Saraf, Meirav ;
Edrei, Rachel ;
Akhvlediani, Roza ;
Roizin, Yakov ;
Shima-Edelstein, Ruth ;
Hoffman, Alon .
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2006, 24 (04) :1716-1723
[4]   TRAPS CREATED AT THE INTERFACE BETWEEN THE NITRIDE AND THE OXIDE ON THE NITRIDE BY THERMAL-OXIDATION [J].
SUZUKI, E ;
HAYASHI, Y ;
ISHII, K ;
TSUCHIYA, T .
APPLIED PHYSICS LETTERS, 1983, 42 (07) :608-610
[5]   Low voltage and low power embedded 2T-SONOS flash memories improved by using P-type devices and high-K materials [J].
van Schaijk, R ;
Slotboom, M ;
van Duuren, M ;
Dormans, D ;
Akil, N ;
Beurze, R ;
Neuilly, F ;
Baks, W ;
Miranda, AH ;
Tello, PG .
SOLID-STATE ELECTRONICS, 2005, 49 (11) :1849-1856
[6]  
WHITE MH, 2006, INT J HIGH SPEED ELE, V16, P479
[7]   Charge retention of scaled SONOS nonvolatile memory devices at elevated temperatures [J].
Yang, YL ;
White, MH .
SOLID-STATE ELECTRONICS, 2000, 44 (06) :949-958