Reliable adder and multipliers in QCA technology

被引:2
作者
Sekar, K. Raja [1 ]
Marshal, R. [2 ]
Lakshminarayanan, G. [1 ]
机构
[1] Natl Inst Technol, Dept ECE, Tiruchirappalli 620015, Tamil Nadu, India
[2] Indian Comp Emergency Response Team, New Delhi 110001, India
关键词
adder; multiplier; quantum-dot cellular automata; reliability; DOT CELLULAR-AUTOMATA; FULL ADDER; EFFICIENT DESIGN; SUBTRACTOR; GATE;
D O I
10.1088/1361-6641/ac796a
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Quantum-dot cellular automata (QCA) nanotechnology is an interesting circuit design technology which is based on coulombic repulsion and majority logic (ML). Reliability is a key issue in QCA circuits. In this work, an adder is proposed with better fault tolerance and reduced complexity by combining three-input ML and five-input ML gates. The proposed design is realized by using the clock zone approach. Hence, the proposed design deploys only normal cells for its realization. This makes the proposed design less vulnerable to fabrication faults. This is validated by performing extensive fabrication defect analysis. A novel expression to compute the circuit complexity is also proposed. The proposed adder is used to realize a reliable array and serial multiplier. The proposed multipliers consume almost 55% less energy compared to the existing designs. The proposed adder can be used in any circuit at the basic elements.
引用
收藏
页数:11
相关论文
共 36 条
  • [21] Cost-efficient full adder designs in quantum-dot cellular automata
    Raj, Marshal
    Gopalakrishnan, Lakshminarayanan
    [J]. INTERNATIONAL JOURNAL OF MATERIALS & PRODUCT TECHNOLOGY, 2020, 61 (01) : 1 - 15
  • [22] Cost-efficient fast adder in quantum-dot cellular automata
    Raj, Marshal
    Gopalakrishnan, Lakshminarayanan
    [J]. JOURNAL OF NANOPHOTONICS, 2019, 13 (04)
  • [23] Fast Quantum-Dot Cellular Automata Adder/Subtractor Using Novel Fault Tolerant Exclusive-or Gate and Full Adder
    Raj, Marshal
    Gopalakrishnan, Lakshminarayanan
    Ko, Seok-Bum
    [J]. INTERNATIONAL JOURNAL OF THEORETICAL PHYSICS, 2019, 58 (09) : 3049 - 3064
  • [24] Raja Sekar K., 2021, IEEE EMBEDDED SYST L, V14, P43, DOI [10.1109/LES.2021.3107837, DOI 10.1109/LES.2021.3107837]
  • [25] Design and Evaluation of Cell Interaction Based Vedic Multiplier Using Quantum-Dot Cellular Automata
    Safoev, Nuriddin
    Jeon, Jun-Cheol
    [J]. ELECTRONICS, 2020, 9 (06) : 1 - 15
  • [26] Design of non-restoring binary array divider in majority logic-based QCA
    Sasamal, T. N.
    Singh, A. K.
    Ghanekar, U.
    [J]. ELECTRONICS LETTERS, 2016, 52 (24) : 2001 - 2002
  • [27] Srivastava S, 2011, IEEE INT SYMP CIRC S, P2377
  • [28] Defects and faults in quantum cellular automata at nano scale
    Tahoori, MB
    Momenzadeh, M
    Huang, J
    Lombardi, F
    [J]. 22ND IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2004, : 291 - 296
  • [29] Vanaraj Anantharaj Thalaimalai, 2020, 2020 Third International Conference on Smart Systems and Inventive Technology (ICSSIT), P539, DOI 10.1109/ICSSIT48917.2020.9214274
  • [30] Reliable coplanar full adder in quantum-dot cellular automata using five-input majority logic
    Vanaraj, Anantharaj Thalaimalai
    Raj, Marshal
    Gopalakrishnan, Lakshminarayanan
    [J]. JOURNAL OF NANOPHOTONICS, 2020, 14 (02)