Formation of TaN nanocrystals embedded in silicon nitride by phase separation methods for nonvolatile memory applications

被引:9
作者
Choi, Hyejung [1 ]
Jung, Seung-Jae
Park, Hokyung
Lee, Joon-Myung
Kwon, Moonjae
Chang, Man
Hasan, Musarrat
Choi, Sangmoo
Hwang, Hyunsang
机构
[1] Gwangju Inst Sci & Technol, Dept Mat Sci & Engn, Kwangju 500712, South Korea
[2] Samsung Adv Inst Technol, Suwon 446712, South Korea
基金
欧洲研究理事会;
关键词
D O I
10.1063/1.2760181
中图分类号
O59 [应用物理学];
学科分类号
摘要
TaN nanocrystals (NCs) embedded in silicon nitride were investigated as a new charge-trapping layer of a silicon-oxide-nitride-oxide-silicon-type nonvolatile memory device. After annealing at 900 degrees C, TaN NCs with average size of 3.5 nm were formed by the phase separation method. Compared with a control sample without NC, memory devices with TaN NCs exhibit superior memory characteristics, such as a larger window of capacitance-voltage hysteresis and a lower charge loss rate. The improvement can be explained by the formation of high density TaN NCs with a deeper trap energy level. (c) 2007 American Institute of Physics.
引用
收藏
页数:3
相关论文
共 16 条
[1]   PERFORMANCE OF TANTALUM-SILICON-NITRIDE DIFFUSION-BARRIERS BETWEEN COPPER AND SILICON DIOXIDE [J].
ANGYAL, MS ;
SHACHAMDIAMAND, Y ;
REID, JS ;
NICOLET, MA .
APPLIED PHYSICS LETTERS, 1995, 67 (15) :2152-2154
[2]   Nanocrystallization of amorphous-Ta40Si14N46 diffusion barrier thin films [J].
Bicker, M ;
Pinnow, CU ;
Geyer, U ;
Schneider, S ;
Seibt, M .
APPLIED PHYSICS LETTERS, 2001, 78 (23) :3618-3620
[3]  
BRIGGS D, 1990, PRACTICAL SURFACE AN, V1, P50
[4]   Memory characteristics of silicon nitride with silicon nanocrystals as a charge trapping layer of nonvolatile memory devices [J].
Choi, S ;
Yang, H ;
Chang, M ;
Baek, S ;
Hwang, H ;
Jeon, S ;
Kim, J ;
Kim, C .
APPLIED PHYSICS LETTERS, 2005, 86 (25) :1-3
[5]   Fast and long retention-time nano-crystal memory [J].
Hanafi, HI ;
Tiwari, S ;
Khan, I .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (09) :1553-1558
[6]   Electron trapping in non-crystalline Ta- and Hf-aluminates for gate dielectric applications in aggressively scaled silicon devices [J].
Johnson, RS ;
Hong, JG ;
Hinkle, C ;
Lucovsky, G .
SOLID-STATE ELECTRONICS, 2002, 46 (11) :1799-1805
[7]  
JOO KH, TECH DIG INT EL DEV, P885
[8]   Nonvolatile memory with a metal nanocrystal/nitride heterogeneous floating-gate [J].
Lee, C ;
Hou, TH ;
Kan, ECC .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (12) :2697-2702
[9]   Diffusion barrier performance of reactively sputtered Ta-W-N between Cu and Si [J].
Liu, YZ ;
Song, SX ;
Mao, DL ;
Ling, HQ ;
Li, M .
MICROELECTRONIC ENGINEERING, 2004, 75 (03) :309-315
[10]   Work function tuning of metal nitride electrodes for advanced CMOS devices [J].
Ren, C ;
Faizhal, BB ;
Chan, DSH ;
Li, MF ;
Yeo, YC ;
Trigg, AD ;
Balasubramanian, N ;
Kwong, DL .
THIN SOLID FILMS, 2006, 504 (1-2) :174-177