Category recognition system using two ultrasonic sensors and combinational logic circuit

被引:0
|
作者
Moritake, Y [1 ]
Hikawa, H
机构
[1] Z Mam Corp, Oita 8701192, Japan
[2] Oita Univ, Dept Comp Sci & Intelligent Syst, Oita 8701192, Japan
来源
ELECTRONICS AND COMMUNICATIONS IN JAPAN PART III-FUNDAMENTAL ELECTRONIC SCIENCE | 2005年 / 88卷 / 07期
关键词
ultrasonic sensor; combinatorial logic circuit; FFT; two-dimensional image; pattern recognition;
D O I
10.1002/ecjc.20147
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we employ a technique that is used to recognize a material from the reflected ultrasonic waves and propose a category recognition system using two ultrasonic sensors. In this system, the reflected waveforms are handled as two-dimensional images, and which category an object belongs to is instantaneously recognized by pattern matching to reference data by a combinatorial logic circuit. In this system, combinations of information such as the material, angle, and distance of the object are set as the recognition categories. The pattern matching is carried out by a combinatorial. logic circuit created directly from the reference data. The recognition experiments with measured waveform data performed according to the proposed method demonstrated the features of the proposed system and its effectiveness when applied to recognition under. specific conditions. With five materials set as the categories, the results show that a recognition rate of nearly 100% was obtained, and high recognition results were obtained for almost all of the materials when the categories were extended to combinations of the material, angle, and distance. (c) 2005 Wiley Periodicals, Inc.
引用
收藏
页码:33 / 42
页数:10
相关论文
共 50 条
  • [1] Combinational circuit design using Nanomagnetic logic
    Feena, J. Jelin
    Manickavasagam, S.
    2014 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2014,
  • [2] Combinational circuit fault diagnosis using logic emulation
    Lu, SK
    Chen, JL
    Wu, CW
    Chang, WF
    Huang, SY
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 549 - 552
  • [3] Design of the combinational logic circuit system for automatic control suction pump
    You, Minghui
    Sun, Qixiang
    Yin, Liping
    Li, Shijun
    Li, Xue
    Liu, Jingsheng
    PROCEEDINGS OF THE 2016 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL & ELECTRONICS ENGINEERING AND COMPUTER SCIENCE (ICEEECS 2016), 2016, 50 : 361 - 364
  • [4] Superconductive combinational logic circuit using magnetically coupled SQUID array
    Yamanashi, Y.
    Umeda, K.
    Sai, K.
    PHYSICA C-SUPERCONDUCTIVITY AND ITS APPLICATIONS, 2010, 470 (20): : 1546 - 1549
  • [5] Design of Combinational Logic Training System Using FPGA
    Sothong, Sujittra
    Chayratsami, Pornpimon
    2010 IEEE FRONTIERS IN EDUCATION CONFERENCE (FIE), 2010,
  • [6] Combinational logic circuit protection using customized error detecting and correcting codes
    Dutta, Avijit
    Jas, Abhijit
    ISQED 2008: PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2008, : 68 - +
  • [7] CMOS combinational circuit-design method using mixed logic concepts
    Kansas State Univ, Manhattan, United States
    IEEE Trans Educ, 3 (266-273):
  • [8] Driving Style Recognition System Using Smartphone Sensors Based on Fuzzy Logic
    Kalra, Nidhi
    Goyal, Raman Kumar
    Parashar, Anshu
    Singh, Jaskirat
    Singla, Gagan
    CMC-COMPUTERS MATERIALS & CONTINUA, 2021, 69 (02): : 1967 - 1978
  • [9] A CMOS COMBINATIONAL CIRCUIT-DESIGN METHOD USING MIXED LOGIC CONCEPTS
    HUDSON, WB
    BEASLEY, JS
    STEELMAN, JE
    IEEE TRANSACTIONS ON EDUCATION, 1995, 38 (03) : 266 - 273
  • [10] Computing the soft error rate of a combinational logic circuit using parameterized descriptors
    Rao, Rajeev R.
    Chopra, Kaviraj
    Blaauw, David T.
    Sylvester, Dennis M.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2007, 26 (03) : 468 - 479