共 15 条
[1]
[Anonymous], 2007, POWER MANAGEMENT DIG
[2]
Level converters with high immunity to power-supply bouncing for high-speed sub-1-V LSIs
[J].
2000 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS,
2000,
:202-203
[6]
Osaki Y., 2011, 37th European Solid State Circuits Conference (ESSCIRC 2011), P199, DOI 10.1109/ESSCIRC.2011.6044899
[7]
Osaki Y., 2011, 2011 IEEE 9th International New Circuits and Systems Conference (NEWCAS 2011), P201, DOI 10.1109/NEWCAS.2011.5981290
[8]
MATCHING PROPERTIES OF MOS-TRANSISTORS
[J].
IEEE JOURNAL OF SOLID-STATE CIRCUITS,
1989, 24 (05)
:1433-1440
[9]
A robust, input voltage adaptive and low energy consumption level converter for sub-threshold logic
[J].
ESSCIRC 2007: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE CIRCUITS CONFERENCE,
2007,
:312-315
[10]
Taur Y., 2002, FUNDAMENTALS MODERN