All-Digital Phase-Locked Loop in 40 nm CMOS for 5.8 Gbps Serial Link Transmitter

被引：0

作者：

Antonov, Yury ^{[1
]}

Tikka, Tero ^{[1
]}

Stadius, Kari ^{[1
]}

Ryynanen, Jussi ^{[1
]}

机构：

[1] Aalto Univ, Dept Micro & Nanosci, POB 13000, Espoo 02150, Finland

来源：

2015 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD) | 2015年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper describes an all-digital phase-locked loop based clock generator for a MIPI M-PHY serial link transmitter. The paper focuses on ADPLL phase accumulator speed optimization, PVT calibration, loop type changing criteria and power saving in phase digitization process. The experimental circuit is implemented in 40 nm CMOS and generates the MIPI M-PHY defined frequencies from 1.2 GHz to 5.8 GHz.

引用

页码：324 / 327

页数：4

共 50 条

[1] A fast lock-in all-digital phase-locked loop in 40-nm CMOS technology
Chung, Ching-Che
Lo, Chi-Kuang
IEICE ELECTRONICS EXPRESS, 2016, 13 (17):
[2] CMOS high-resolution all-digital phase-locked loop
Mokhtari, E
Sawan, M
Proceedings of the 46th IEEE International Midwest Symposium on Circuits & Systems, Vols 1-3, 2003, : 221 - 224
[3] WIDEBAND ALL-DIGITAL PHASE-LOCKED LOOP
YAMAMOTO, H
MORI, S
ELECTRONICS & COMMUNICATIONS IN JAPAN, 1975, 58 (03): : 27 - 34
[4] BINARY QUANTIZED ALL-DIGITAL PHASE-LOCKED LOOP
YUKAWA, J
MORI, S
ELECTRONICS & COMMUNICATIONS IN JAPAN, 1973, 56 (12): : 21 - 28
[5] Phase-domain all-digital phase-locked loop
Staszewski, RB
Balsara, PT
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2005, 52 (03) : 159 - 163
[6] A mm-Wave MIMO Transmitter with a Digital Beam Steering Capability Using CMOS All-Digital Phase-Locked Loop Chips
Salarpour, Mahdi
Staszewski, Robert Bogdan
Farzaneh, Forouhar
2018 IEEE MTT-S INTERNATIONAL MICROWAVE WORKSHOP SERIES ON 5G HARDWARE AND SYSTEM TECHNOLOGIES (IMWS-5G), 2018,
[7] A Portable Wide-Range All-Digital Phase-Locked Loop with Fast Settling Time in 180 nm CMOS
Xie, Lin-lin
Qiao, Shu-shan
Wang, Yang
2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 545 - 547
[8] SECOND-ORDER ALL-DIGITAL PHASE-LOCKED LOOP
HOLMES, JK
TEGNELIA, CR
IEEE TRANSACTIONS ON COMMUNICATIONS, 1974, CO22 (01) : 62 - 68
[9] An all-digital phase-locked loop demodulator based on FPGA
Gong, X. F.
Cui, Z. D.
2017 3RD INTERNATIONAL CONFERENCE ON APPLIED MATERIALS AND MANUFACTURING TECHNOLOGY (ICAMMT 2017), 2017, 242
[10] Design and Emulation of All-Digital Phase-Locked Loop on FPGA
Radhapuram, Saichandrateja
Yoshihara, Takuya
Matsuoka, Toshimasa
ELECTRONICS, 2019, 8 (11)

← 1 2 3 4 5 →